www.ti.com

# TMS320VC5505 Fixed-Point Digital Signal Processor

Check for Samples: TMS320VC5505

## 1 Fixed-Point Digital Signal Processor

#### 1.1 TMS320VC5505 Features

- High-Performance, Low-Power, TMS320C55x<sup>™</sup>
   Fixed-Point Digital Signal Processor
  - 16.67-, 10-ns Instruction Cycle Time
  - 60-, 100-MHz Clock Rate
  - One/Two Instruction(s) Executed per Cycle
  - Dual Multipliers [Up to 200 Million Multiply-Accumulates per Second (MMACS)]
  - Two Arithmetic/Logic Units (ALUs)
  - Three Internal Data/Operand Read Buses and Two Internal Data/Operand Write Buses
  - Fully Software-Compatible With C55x Devices
  - Industrial Temperature Devices Available
- 320 K Bytes Zero-Wait State On-Chip RAM, Composed of:
  - 64K Bytes of Dual-Access RAM (DARAM), 8 Blocks of 4K x 16-Bit
  - 256K Bytes of Single-Access RAM (SARAM),
     32 Blocks of 4K x 16-Bit
- 128K Bytes of Zero Wait-State On-Chip ROM (4 Blocks of 16K x 16-Bit)
- 16-/8-Bit External Memory Interface (EMIF) with Glueless Interface to:
  - 8-/16-Bit NAND Flash, 1- and 4-Bit ECC
  - 8-/16-Bit NOR Flash
  - Asynchronous Static RAM (SRAM)
- Direct Memory Access (DMA) Controller
  - Four DMA With 4 Channels Each (16-Channels Total)
- Three 32-Bit General-Purpose Timers
  - One Selectable as a Watchdog and/or GP
- Two MultiMedia Card/Secure Digital (MMC/SD) Interfaces
- Universal Asynchronous Receiver/Transmitter (UART)
- Serial-Port Interface (SPI) With Four Chip-Selects
- Master/Slave Inter-Integrated Circuit (I<sup>2</sup>C Bus™)
- Four Inter-IC Sound (I<sup>2</sup>S Bus<sup>™</sup>) for Data Transport

- Device USB Port With Integrated 2.0 High-Speed PHY that Supports:
  - USB 2.0 Full- and High-Speed Device
- LCD Bridge With Asynchronous Interface
- Tightly-Coupled FFT Hardware Accelerator
- 10-Bit 4-Input Successive Approximation (SAR)
- Real-Time Clock (RTC) With Crystal Input, With Separate Clock Domain, Separate Power Supply
- Four Core Isolated Power Supply Domains: Analog, RTC, CPU and Peripherals, and USB
- Four I/O Isolated Power Supply Domains: RTC I/O, EMIF I/O, USB PHY, and DV<sub>DDIO</sub>
- Low-Power S/W Programmable Phase-Locked Loop (PLL) Clock Generator
- On-Chip ROM Bootloader (RBL) to Boot From NAND Flash, NOR Flash, SPI EEPROM, or I2C EEPROM
- IEEE-1149.1 (JTAG™)
   Boundary-Scan-Compatible
- Up to 26 General-Purpose I/O (GPIO) Pins (Multiplexed With Other Device Functions)
- 196-Terminal Pb-Free Plastic BGA (Ball Grid Array) (ZCH Suffix)
- 1.05-V Core (60 MHz), 1.8-V, 2.5-V, 2.8-V, or 3.3-V I/Os
- 1.3-V Core (100 MHz), 1.8-V, 2.5-V, 2.8-V, or 3.3-V I/Os
- Applications:
  - Wireless Audio Devices (e.g., Headsets, Microphones, Speakerphones, etc.)
  - Echo Cancellation Headphones
  - Portable Medical Devices
  - Voice Applications
  - Industrial Controls
  - Fingerprint Biometrics
  - Software Defined Radio
- Community Resources

   TI E2E Community
- TI Embedded Processors Wiki



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



#### 1.2 Description

The TMS320VC5505 is a member of TI's TMS320C5000™ fixed-point Digital Signal Processor (DSP) product family and is designed for low-power applications.

The TMS320VC5505 fixed-point DSP is based on the TMS320C55x<sup>™</sup> DSP generation CPU processor core. The C55x<sup>™</sup> DSP architecture achieves high performance and low power through increased parallelism and total focus on power savings. The CPU supports an internal bus structure that is composed of one program bus, one 32-bit data read bus and two 16-bit data read buses, two 16-bit data write buses, and additional buses dedicated to peripheral and DMA activity. These buses provide the ability to perform up to four 16-bit data reads and two 16-bit data writes in a single cycle. The TMS320VC5505 also includes four DMA controllers, each with 4 channels, providing data movements for 16-independent channel contexts without CPU intervention. Each DMA controller can perform one 32-bit data transfer per cycle, in parallel and independent of the CPU activity.

The C55x CPU provides two multiply-accumulate (MAC) units, each capable of 17-bit x 17-bit multiplication and a 32-bit add in a single cycle. A central 40-bit arithmetic/logic unit (ALU) is supported by an additional 16-bit ALU. Use of the ALUs is under instruction set control, providing the ability to optimize parallel activity and power consumption. These resources are managed in the Address Unit (AU) and Data Unit (DU) of the C55x CPU.

The C55x CPU supports a variable byte width instruction set for improved code density. The Instruction Unit (IU) performs 32-bit program fetches from internal or external memory and queues instructions for the Program Unit (PU). The Program Unit decodes the instructions, directs tasks to the Address Unit (AU) and Data Unit (DU) resources, and manages the fully protected pipeline. Predictive branching capability avoids pipeline flushes on execution of conditional instructions.

The general-purpose input and output functions along with the 10-bit SAR ADC provide sufficient pins for status, interrupts, and bit I/O for LCD displays, keyboards, and media interfaces. Serial media is supported through two MultiMedia Card/Secure Digital (MMC/SD) peripherals, four Inter-IC Sound (I2S Bus<sup>™</sup>) modules, one Serial-Port Interface (SPI) with up to 4 chip selects, one I2C multi-master and slave interface, and a Universal Asynchronous Receiver/Transmitter (UART) interface.

The VC5505 peripheral set includes an external memory interface (EMIF) that provides glueless access to asynchronous memories like EPROM, NOR, NAND, and SRAM. Additional peripherals include: a high-speed Universal Serial Bus (USB2.0) device mode only, and a real-time clock (RTC). This device also includes three general-purpose timers with one configurable as a watchdog timer, and a analog phase-locked loop (APLL) clock generator.

In addition, the VC5505 includes a tightly-coupled FFT Hardware Accelerator. The tightly-coupled FFT Hardware Accelerator supports 8 to 1024-point (in power of 2) real and complex-valued FFTs.

The VC5505 is supported by the industry's award-winning eXpressDSP™, Code Composer Studio™ Integrated Development Environment (IDE), DSP/BIOS™, Texas Instruments' algorithm standard, and the industry's largest third-party network. Code Composer Studio IDE features code generation tools including a C Compiler and Linker, RTDX™, XDS100™, XDS510™, XDS560™ emulation device drivers, and evaluation modules. The VC5505 is also supported by the C55x DSP Library which features more than 50 foundational software kernels (FIR filters, IIR filters, FFTs, and various math functions) as well as chip support libraries.



## 1.3 Functional Block Diagram

Figure 1-1 shows the functional block diagram of the VC5505 device.




Figure 1-1. TMS320VC5505 Functional Block Diagram

#### SPRS503B-JUNE 2009-REVISED JANUARY 2010



1	Fixe	d-Point Digital Signal Processor	<u>1</u>	6		pheral Information and Electrical	
	1.1	TMS320VC5505 Features	1			cifications	
	1.2	Description	2		6.1	Parameter Information	-
			_		6.2	Recommended Clock and Control Signal Transition	
	1.3	Functional Block Diagram	3			Behavior	57
2	Revi	sion History	<u>5</u>		6.3	Power Supplies	<u>58</u>
3	Devi	ce Overview	<u>6</u>		6.4	External Clock Input From RTC_XI, CLKIN, and	
	3.1	Device Characteristics	6			USB_MXI Pins	
	3.2	C55x CPU	7		6.5	Clock PLLs	_
	3.3	Memory Map Summary	12		6.6	Direct Memory Access (DMA) Controller	66
	3.4	Pin Assignments	_		6.7	Reset	67
		· ·	_		6.8	Wake-up Events, Interrupts, and XF	. <u>7</u> 1
	3.5	Terminal Functions			6.9	External Memory Interface (EMIF)	. 72
	3.6	Device Support	_		6.10	Multimedia Card/Secure Digital (MMC/SD)	83
4	Devi	ce Configuration	38		6.11	Real-Time Clock (RTC)	. 88
	4.1	System Registers	<u>38</u>		6.12	Inter-Integrated Circuit (I2C)	. 90
	4.2	Power Considerations	<u>39</u>		6.13	Universal Asynchronous Receiver/Transmitter	
	4.3	Clock Considerations	39			(UART)	95
	4.4	Boot Sequence	41		6.14	Inter-IC Sound (I2S)	97
	4.5	Configurations at Reset	<u></u>		6.15	Liquid Crystal Display Controller (LCDC)	104
	4.6	Configurations After Reset	<u></u>		6.16	Serial Port Interface (SPI)	114
	4.7	Multiplexed Pin Configurations	<u></u>		6.17	Universal Serial Bus (USB) 2.0 Controller	117
	4.8	Debugging Considerations	<u></u> 51		6.18	General-Purpose Timers	124
5	Devi		 53		6.19	General-Purpose Input/Output	126
	5.1	Absolute Maximum Ratings Over Operating Case			6.20	IEEE 1149.1 JTAG	130
			53	7	Mec	hanical Packaging and Orderable	
	5.2	,	<u> </u>			mation	132
	5.3	Electrical Characteristics Over Recommended	<u>54</u>		7.1	Thermal Data for ZCH	132
	0.0	Ranges of Supply Voltage and Operating			7.2	Packaging Information	
		Temperature (Unless Otherwise Noted)	55				

www.ti.com

## 2 Revision History

This data manual revision history highlights the technical changes made to the SPRS503A device-specific data manual to make it an SPRS503B revision.

**Scope:** Applicable updates to the TMS320C5000 device family, specifically relating to the TMS320VC5505 device (Silicon Revisions 1.4) which is now in the production data (PD) stage of development have been incorporated.

Note: As TMS320VC550x related documentation is released, the ulink references will operate properly. If the related docs are as yet not released, the ulink will appear to be broken.

SEE	ADDITIONS/MODIFICATIONS/DELETIONS
Section 5 Device Operating Conditions	Section 5.2 Recommended Operating Conditions  • Updated/Changed USB_V <sub>DDPLL</sub> , USB_V <sub>DDOSC</sub> , and USB_V <sub>DDA3P3</sub> MIN value <i>from</i> "3.14" <i>to</i> "2.97" V  • Updated/Changed USB_V <sub>DDPLL</sub> , USB_V <sub>DDOSC</sub> , and USB_V <sub>DDA3P3</sub> MAX value <i>from</i> "3.46" <i>to</i> "3.63" V
Section 6.8.2 Wake-Up From IDLE Electrical Data/Timing	Table 6-9 Switching Characteristics Over Recommended Operating Conditions For Wake-Up From IDLE  • Added footnote that references LDO.



#### 3 Device Overview

#### 3.1 Device Characteristics

Table 3-1, provides an overview of the TMS320VC5505 DSP. The tables show significant features of the VC5505 device, including the capacity of on-chip RAM, the peripherals, the CPU frequency, and the package type with pin count.

Table 3-1. Characteristics of the VC5505 Processor

HA	RDWARE FEATURES		VC5505		
Peripherals	External Memory Interfac	e (EMIF)	Asynchronous (8/16-bit bus width) SRAM, Flash (NOR, NAND)		
Not all peripheral pins are	Flash Cards		2 MMC/SD		
available at the same time (for more detail, see the Device Configurations section).	DMA		Four DMA controllers each with four channels, for a total of 16 channels		
	Timers		2 32-Bit General-Purpose (GP) Timers 1 Additional Configurable as a 32-Bit GP Timer and/or a Watchdog		
	UART		1 (with RTS/CTS flow control)		
	SPI		1 with 4 chip selects		
	I <sup>2</sup> C		1 (Master/Slave)		
	I <sup>2</sup> S		4 (Two Channel, Full Duplex Communication)		
	USB 2.0 (Device only)		High- and Full-Speed Device		
	MMC/SD		256 byte read/write buffer, max 50-MHz clock for SD cards, and signaling for DMA transfers		
	LCD Bridge		1 (8-bit or 16-bit asynchronous parallel bus)		
	ADC (Successive Approx	imation [SAR])	1 (10-bit, 4-input, 16-μs conversion time)		
	Real-Time Clock (RTC)		1 (Crystal Input, Separate Clock Domain and Power Supply)		
	FFT Hardware Accelerate	or	1 (Supports 8 to 1024-point 16-bit real and complex FFT)		
	General-Purpose Input/O	utput Port (GPIO)	Up to 26 pins (with 1 Additional General-Purpose Output (XF) and 4 Special-Purpose Outputs for Use With SAR)		
	Size (Bytes)		320 KB RAM, 128KB ROM		
On-Chip Memory	Organization		64KB On-Chip Dual-Access RAM (DARAM)     256 KB On-Chip Single-Access RAM (SARAM)		
			128KB On-Chip Single-Access ROM (SAROM)		
JTAG BSDL_ID	JTAG ID Register (Value is: 0009_702F)		see Figure 6-40		
CPU Frequency	MHz	1.05-V Core	60 MHz		
- Cr C rroquonoy	WII 12	1.3-V Core	100 MHz		
Cycle Time	ns	1.05-V Core	16.67 ns		
Cycle Time	110	1.3-V Core	10 ns		
	Core (V)		1.05 V (60 MHz)		
Voltage	00.0 (1)		1.3 V (100 MHz)		
	I/O (V)		1.8 V, 2.5 V, 2.8 V, 3.3 V		
Power Characterization	Active @ Room Temp 25 25% ADD (Typical Sine V Switching)		0.15 mW/MHz @ 1.05 V, 60 MHz 0.22 mW/MHz @ 1.3 V, 100 MHz		
	Active @ Room Temp 25 25% NOP (Typical Sine V Switching)		0.14 mW/MHz @ 1.05 V, 60 MHz 0.22 mW/MHz @ 1.3 V, 100 MHz		
	Active @ Room Temp 25 Accelerator 1024-pt FFT,		0.25 mW/MHz @ 1.05 V, 60 MHz 0.31 mW/MHz @ 1.3 V, 100 MHz		



Table 3-1. Characteristics of the VC5505 Processor (continued)

	HARDWARE FEATURES	VC5505
	Standby (Master Clock Disabled) @ Room Temp 25°C (DARAM and SARAM in Active Mode)	0.26 mW @ 1.05 V 0.44 mW @ 1.3 V
	Standby (Master Clock Disabled) @ Room Temp 25°C (DARAM in Retention and SARAM in Active Mode)	0.23 mW @ 1.05 V 0.40 mW @ 1.3 V
	Standby (Master Clock Disabled) @ Room Temp 25°C (DARAM in Active Mode and SARAM in Retention)	0.15 mW @ 1.05 V 0.28 mW @ 1.3 V
PLL Options	Software Programmable Multiplier	x4 to x4099 multiplier
BGA Package	10 x 10 mm	196-Pin BGA (ZCH)
Process Technology	μm	0.09 μm
Product Status (1)	Product Preview (PP), Advance Information (AI), or Production Data (PD)	PD

<sup>(1)</sup> PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of the Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

#### 3.2 C55x CPU

The TMS320VC5505 fixed-point digital signal processor (DSP) is based on the C55x CPU 3.3 generation processor core. The C55x DSP architecture achieves high performance and low power through increased parallelism and total focus on power savings. The CPU supports an internal bus structure that is composed of one program bus, three data read buses (one 32-bit data read bus and two 16-bit data read buses), two 16-bit data write buses, and additional buses dedicated to peripheral and DMA activity. These buses provide the ability to perform up to four data reads and two data writes in a single cycle. Each DMA controller can perform one 32-bit data transfer per cycle, in parallel and independent of the CPU activity.

The C55x CPU provides two multiply-accumulate (MAC) units, each capable of 17-bit x 17-bit multiplication in a single cycle. A central 40-bit arithmetic/logic unit (ALU) is supported by an additional 16-bit ALU. Use of the ALUs is under instruction set control, providing the ability to optimize parallel activity and power consumption. These resources are managed in the Address Unit (AU) and Data Unit (DU) of the C55x CPU.

The C55x DSP generation supports a variable byte width instruction set for improved code density. The Instruction Unit (IU) performs 32-bit program fetches from internal or external memory, stores them in a 128-byte Instruction Buffer Queue, and queues instructions for the Program Unit (PU). The Program Unit decodes the instructions, directs tasks to AU and DU resources, and manages the fully protected pipeline. Predictive branching capability avoids pipeline flushes on execution of conditional instructions calls.

For more detailed information on the CPU, see the *TMS320C55x CPU 3.0 CPU* Reference Guide (literature number SWPU073).

The C55x core of the VC5505 can address 16M bytes of unified data and program space. It also addresses 64K words of I/O space. The VC5505 includes three types of on-chip memory: 128 KB read-only memory (ROM), 256 KB single-access random access memory (SARAM), 64 KB dual-access random access memory (DARAM). The memory map is shown in Figure 3-1.



## 3.2.1 On-Chip Dual-Access RAM (DARAM)

The DARAM is located in the byte address range 000000h – 00FFFFh and is composed of eight blocks of 4K words each (see Table 3-2). Each DARAM block can perform two accesses per cycle (two reads, two writes, or a read and a write). The DARAM can be accessed by the internal program, data, or DMA buses.

Table 3-2. DARAM Blocks

CPU BYTE ADDRESS RANGE	DMA CONTROLLER BYTE ADDRESS RANGE	MEMORY BLOCK
000000h – 001FFFh	0001 0000h – 0001 1FFFh	DARAM 0 <sup>(1)</sup>
002000h - 003FFFh	0001 2000h – 0001 3FFFh	DARAM 1
004000h - 005FFFh	0001 4000h – 0001 5FFFh	DARAM 2
006000h – 007FFFh	0001 6000h – 0001 7FFFh	DARAM 3
008000h - 009FFFh	0001 8000h – 0001 9FFFh	DARAM 4
00A000h - 00BFFFh	0001 A000h – 0001 BFFFh	DARAM 5
00C000h - 00DFFFh	0001 C000h - 0001 DFFFh	DARAM 6
00E000h - 00FFFFh	0001 E000h – 0001 FFFFh	DARAM 7

The first 192 bytes are reserved for memory-mapped registers (MMRs). See Figure 3-1, TMS320VC5505 Memory Map Summary.

## 3.2.2 On-Chip Single-Access RAM (SARAM)

The SARAM is located at the byte address range 010000h – 04FFFF h and is composed of 32 blocks of 4K words each (see Table 3-3). Each SARAM block can perform one access per cycle (one read or one write). SARAM can be accessed by the internal program, data, or DMA buses. SARAM is also accessed by the USB and LCD DMA buses.

Table 3-3. SARAM Blocks

CPU BYTE ADDRESS RANGE	DMA/USB CONTROLLER BYTE ADDRESS RANGE	MEMORY BLOCK
010000h - 011FFFh	0009 0000h – 0009 1FFFh	SARAM 0
012000h - 013FFFh	0009 2000h – 0009 3FFFh	SARAM 1
014000h - 015FFFh	0009 4000h – 0009 5FFFh	SARAM 2
016000h - 017FFFh	0009 6000h – 0009 7FFFh	SARAM 3
018000h - 019FFFh	0009 8000h – 0009 9FFFh	SARAM 4
01A000h - 01BFFFh	0009 A000h – 0009 BFFFh	SARAM 5
01C000h - 01DFFFh	0009 C000h – 0009 DFFFh	SARAM 6
01E000h - 01FFFFh	0009 E000h – 0009 FFFFh	SARAM 7
020000h - 021FFFh	000A 0000h – 000A 1FFFh	SARAM 8
022000h - 023FFFh	000A 2000h – 000A 3FFFh	SARAM 9
024000h - 025FFFh	000A 4000h – 000A 5FFFh	SARAM 10
026000h - 027FFFh	000A 6000h – 000A 7FFFh	SARAM 11
028000h - 029FFFh	000A 8000h – 000A 9FFFh	SARAM 12
02A000h - 02BFFFh	000A A000h – 000A BFFFh	SARAM 13
02C000h - 02DFFFh	000A C000h – 000A DFFFh	SARAM 14
02E000h - 02FFFFh	000A E000h – 000A FFFFh	SARAM 15



Table 3-3. SARAM Blocks (continued)

CPU BYTE ADDRESS RANGE	DMA/USB CONTROLLER BYTE ADDRESS RANGE	MEMORY BLOCK
030000h - 031FFFh	000B 0000h - 000B 1FFFh	SARAM 16
032000h - 033FFFh	000B 2000h - 000B 3FFFh	SARAM 17
034000h - 035FFFh	000B 4000h - 000B 5FFFh	SARAM 18
036000h - 037FFFh	000B 6000h - 000B 7FFFh	SARAM 19
038000h - 039FFFh	000B 8000h - 000B 9FFFh	SARAM 20
03A000h - 03BFFFh	000B A000h – 000B BFFFh	SARAM 21
03C000h - 03DFFFh	000B C000h - 000B DFFFh	SARAM 22
03E000h - 03FFFFh	000B E000h – 000B FFFFh	SARAM 23
040000h – 041FFFh	000C 0000h - 000C 1FFFh	SARAM 24
042000h - 043FFFh	000C 2000h - 000C 3FFFh	SARAM 25
044000h – 045FFFh	000C 4000h - 000C 5FFFh	SARAM 26
046000h – 047FFFh	000C 6000h - 000C 7FFFh	SARAM 27
048000h - 049FFFh	000C 8000h - 000C 9FFFh	SARAM 28
04A000h – 04BFFFh	000C A000h - 000C BFFFh	SARAM 29
04C000h - 04DFFFh	000C C000h - 000C DFFFh	SARAM 30
04E000h - 04FFFFh	000C E000h - 000C FFFFh	SARAM 31 <sup>(1)</sup>

<sup>(1)</sup> SARAM31 (byte address range: 0x4E000 – 0x4EFFF) is reserved for the bootloader. After the boot process is complete, this memory space can be used.

## 3.2.3 On-Chip Read-Only Memory (ROM)

The zero-wait-state ROM is located at the byte address range FE0000h – FFFFFFh. The ROM is composed of four 16K-word blocks, for a total of 128K bytes of ROM. The ROM address space can be mapped by software to the external memory or to the internal ROM.

The standard VC5505 device includes a Bootloader program resident in the ROM.

When the MPNMC bit field of the ST3 status register is cleared (by default), the byte address range FE0000h – FFFFFFh is reserved for the on-chip ROM. When the MPNMC bit field of the ST3 status register is set through software, the on-chip ROM is disabled and not present in the memory map, and byte address range FE0000h – FFFFFFh is directed to external memory space. A hardware reset always clears the MPNMC bit, so it is not possible to disable the ROM at reset. However, the software reset instruction does not affect the MPNMC bit. The ROM can be accessed by the program and data buses. Each on-chip ROM block is a one cycle per word access memory.

#### 3.2.4 External Memory

The external memory space of the device is located at the byte address range 050000h – FFFFFFh. The external memory space is divided into four chip select spaces: EMIF CS2 through CS5 space dedicated to asynchronous devices including flash. Each chip select space has a corresponding chip select pin (called EMIF\_CSx) that is activated during an access to the chip select space.

The external memory interface (EMIF) provides the means for the DSP to access external memories and other devices including: NOR Flash, NAND Flash, and SRAM. Before accessing external memory, you must configure the EMIF through its memory-mapped registers.

The EMIF provides a configurable 16- or 8-bit data bus, an address bus width of up to 21-bits, and 4 dedicated chip selects, along with memory control signals. To maximize power savings, the I/O pin of the EMIF can be operated at an independent voltage from the rest of other I/O pins on the device.



## 3.2.5 I/O Memory

The VC5505 DSP includes a 64K byte I/O space for the memory-mapped registers of the DSP peripherals and system registers used for idle control, status monitoring and system configuration. I/O space is separate from program/memory space and is accessed with separate instruction opcodes or via the DMA's.

Table 3-4 lists the memory-mapped registers of the device. Note that not all addresses in the 64K byte I/O space are used; these addresses should be treated as RESERVED and not accessed by the CPU nor DMA.. For the expanded tables of each peripheral, see Section 6, *Peripheral Information and Electrical Specifications* of this document.

Some DMA controllers have access to the I/O-Space memory-mapped registers of the following peripherals registers: I2C, UART, I2S, MMC/SD, EMIF, USB, and SAR ADC.

Before accessing any peripheral memory-mapped register, make sure the peripheral being accessed is not held in reset via the Peripheral Reset Control Register (PRCR) and its internal clock is enabled via the Peripheral Clock Gating Control Registers (PCGCR1 and PCGCR2).

Table 3-4. Peripheral I/O-Space Control Registers

WORD ADDRESS	PERIPHERAL
0x0000 – 0x0004	Idle Control
0x0005 - 0x000D through 0x0803 - 0x0BFF	Reserved
0x0C00 - 0x0C7F	DMA0
0x0C80 - 0x0CFF	Reserved
0x0D00 – 0x0D7F	DMA1
0x0D80 - 0x0DFF	Reserved
0x0E00 - 0x0E7F	DMA2
0x0E80 - 0x0EFF	Reserved
0x0F00 - 0x0F7F	DMA3
0x0F80 - 0x0FFF	Reserved
0x1000 – 0x10DD	EMIF
0x10EE - 0x10FF through 0x1300 - 0x17FF	Reserved
0x1800 – 0x181F	Timer0
0x1820 - 0x183F	Reserved
0x1840 - 0x185F	Timer1
0x1860 - 0x187F	Reserved
0x1880 - 0x189F	Timer2
0x1900 – 0x197F	RTC
0x1980 - 0x19FF	Reserved
0x1A00 - 0x1A6C	I2C
0x1A6D - 0x1AFF	Reserved
0x1B00 - 0x1B1F	UART
0x1B80 - 0x1BFF	Reserved
0x1C00 - 0x1CFF	System Control
0x1D00 - 0x1FFF through 0x2600 - 0x27FF	Reserved
0x2800 - 0x2840	1280
0x2900 – 0x2940	12S1
0x2A00 - 0x2A40	12\$2
0x2B00 – 0x2B40	12S3
0x2C41 - 0x2DFF	Reserved
0x2E00 - 0x2E40	LCD



# Table 3-4. Peripheral I/O-Space Control Registers (continued)

WORD ADDRESS	PERIPHERAL
0x2E41 - 0x2FFF	Reserved
0x3000 - 0x300F	SPI
0x3010 - 0x39FF	Reserved
0x3A00 - 0x3A1F	MMC/SD0
0x3A20 - 0x3AFF	Reserved
0x3B00 - 0x3B1F	MMC/SD1
0x3B2F - 0x6FFF	Reserved
0x7000 - 0x70FF	SAR and Analog Control Registers
0x7100 - 0x7FFF	Reserved
0x8000 - 0xFFFF	USB




## 3.3 Memory Map Summary

The VC5505 provides 16M bytes of total memory space composed of on-chip RAM, on-chip ROM, and external memory space supporting a variety of memory types. The on-chip, dual-access RAM allows two accesses to a given block during the same cycle. The VC5505 supports 8 blocks of 4K words of dual-access RAM. The on-chip, single-access RAM allows one access to a given block per cycle. The VC5505 supports 32 blocks of 4K words of single-access RAM.

The remainder of the memory map is divided into reserved areas, four external spaces, and on-chip ROM. Each external space has a chip select decode signal (called CS[2:5]) that indicates an access to the selected space. The external memory interface (EMIF) supports access to asynchronous memories such as SRAM, NAND, or NOR.

The DSP memory is accessible by different master modules within the DSP, including the C55x CPU, the four DMA controllers, LCD, and USB (see Figure 3-1).



- A. Address shown represents the first byte address in each block.
- B. The first 192 bytes are reserved for memory-mapped registers (MMRs).
- C. Out of the four DMA controllers, only DMA controller 3 has access to the external memory space.
- D. The USB and LCD controllers do not have access to DARAM.

Figure 3-1. TMS320VC5505 Memory Map Summary

#### 3.4 Pin Assignments

Extensive use of pin multiplexing is used to accommodate the largest number of peripheral functions in the smallest possible package. Pin multiplexing is controlled using software programmable register settings. For more information on pin muxing, see Section 4.7, *Multiplexed Pin Configurations* of this document.



## 3.4.1 Pin Map (Bottom View)

Figure 3-2 shows the bottom view of the package pin assignments.

Р	EM_DQM1	DV <sub>DDEMIF</sub>	DVDDIO	LCD_ CS0_E0/ SPI_CS0	LCD_ RW_WRB/ SPI_CS2	LCD_D[0]/ SPI_RX	LCD_D[2]/ GP[12]	DV <sub>DDIO</sub>	LCD_D[5]/ GP[15]	LCD_D[7]/ GP[17]	LCD_D[9]/ I2S2_FS/ GP[19]/ SPI_CS0	LCD_D[11]/ I2S2_DX/ GP[27]/ SPI_TX	LCD_D[13]/ UART_CTS/ GP[29]/ I2S3_FS	LCD_D[15]/ UART_TXD/ GP[31]/ I2S3_DX
N	EM_A[15]/ GP[21]	RSV13	LCD_ EN_RDB/ SPI_CLK	LCD_ CS1_EN1/ SPI_CS1	LCD_RS/ SPI_CS3	LCD_D[1]/ SPI_TX	LCD_D[3]/ GP[13]	LCD_D[4]/ GP[14]	LCD_D[6]/ GP[16]	LCD_D[8]/ I2S2_CLK/ GP[18]/ SPI_CLK	LCD_D[10]/ I2S2_RX/ GP[20]/ SPI_RX	LCD_D[12]/ UART_RTS/ GP[28]/ I2S3_CLK	LCD_D[14]/ UART_RXD/ GP[30]/ I2S3_RX	DV <sub>DDIO</sub>
М	EM_A[14]	EM_D[5]	RSV12	EM_CS3	EMU1	тск	TDO	XF	TRST	MMC0_D1/ I2S0_RX/ GP[3]	MMC0_CMD/ I2S0_FS/ GP[1]	MMC1_D1/ I2S1_RX/ GP[9]	MMC1_CLK/ I2S1_CLK/ GP[6]	MMC1_D0/ I2S1_DX/ GP[8]
L	EM_A[13]	EM_A[10]	EM_D[12]	EM_D[4]	CV <sub>DD</sub>	EMU0	TDI	TMS	MMC0_D0/ I2S0_DX/ GP[2]	MMC0_CLK/ I2S0_CLK/ GP[0]	MMC0_D3/ GP[5]	MMC0_D2/ GP[4]	MMC1_D3/ GP[11]	MMC1_CMD/ I2S1_FS/ GP[7]
К	EM_A[12]/ (CLE)	EM_A[11]/ (ALE)	EM_D[14]	EM_D[13]	EM_D[6]	EM_WAIT3	DV <sub>DDIO</sub>	V <sub>SS</sub>	V <sub>SS</sub>	CV <sub>DD</sub>	V <sub>SS</sub>	DV <sub>DDIO</sub>	V <sub>SS</sub>	MMC1_D2/ GP[10]
J	EM_A[8]	EM_A[9]	EM_A[20]/ GP[26]	EM_D[15]	DV <sub>DDEMIF</sub>	CV <sub>DD</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	RSV1	RSV2	USB_VBUS	USB_VDD1P3	USB_DM
Н	EM_WE	EM_A[7]	EM_D[7]	EM_WAIT5	DV <sub>DDEMIF</sub>	V <sub>SS</sub>	DV <sub>DDEMIF</sub>	CV <sub>DD</sub>	USB_ VSSA1P3	USB_ VDDA1P3	USB_ VSSA3P3	USB_ VDDA3P3	USB_VSS1P3	USB_DP
G	EM_WAIT4	EM_A[18]/ GP[24]	EM_D[0]	EM_A[19]/ GP[25]	DV <sub>DDEMIF</sub>	V <sub>SS</sub>	V <sub>SS</sub>	USB_VDDPLL	USB_R1	USB_VSSREF	USB_VSSPLL	USB_V <sub>DDOSC</sub>	USB_M12XI	USB_M12XO
F	EM_A[6]	EM_A[17]/ GP[23]	EM_D[2]	EM_D[9]	DV <sub>DDEMIF</sub>	CV <sub>DD</sub>	DV <sub>DDIO</sub>	DV <sub>DDRTC</sub>	V <sub>SS</sub>	V <sub>SS</sub>	USB_Vssosc	USB_LDOO	USB_LDOI	DSP_LDOI
E	EM_A[2]	EM_A[16]/ GP[22]	EM_D[8]	EM_OE	EM_D[1]	DV <sub>DDEMIF</sub>	INT1	WAKEUP	V <sub>SS</sub>	DSP_LDOO	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>
D	EM_A[5]	EM_A[3]	EM_D[10]	EM_D[3]	EM_WAIT2	RESET	V <sub>SS</sub>	RTC_ CLKOUT	Vssa_pll	GPAIN0	V <sub>SS</sub>	DSP_ LDO_EN	DSP_LDO_V	RSV3
С	EM_A[4]	EM_A[1]	EM_CS4	EM_D[11]	EM_CS2	ĪNT0	CLK_SEL	CVDDRTC	V <sub>SSRTC</sub>	VDDA_PLL	GPAIN3	RSV0	RSV5	RSV4
В	EM_BA[1]	EM_A[0]	RSV10	RSV15	EM_DQM0	EM_R/W	SCL	SDA	RTC_XI	Vssa_ana	GPAIN2	ANA_LDOI	BG_CAP	Vssa_ana
Α	EM_BA[0]	DV <sub>DDEMIF</sub>	EM_CS5	RSV11	DV <sub>DDEMIF</sub>	RSV14	CLKOUT	CLKIN	RTC_XO	V <sub>DDA_</sub> ANA	GPAIN1	ANA_LDOO	V <sub>SS</sub>	Vss
,	1	2	3	4	5	6	7	8	9	10	11	12	13	14

A. Shading denotes pins not supported on this device. To ensure proper device operation, these pins must be hooked up properly, see Table 3-19, Regulators and Power Management Terminal Functions.

Figure 3-2. VC5505 Pin Map (A)



#### 3.5 Terminal Functions

The terminal functions tables (Table 3-5 through Table 3-22) identify the external signal names, the associated pin (ball) numbers along with the mechanical package designator, the pin type, whether the pin has any internal pullup or pulldown resistors, and a functional pin description. For more detailed information on device configuration, peripheral selection, multiplexed/shared pins, and debugging considerations, see the Device Configuration section of this data manual.

For proper device operation, external pullup/pulldown resistors may be required on some pins. Section 4.8.1, *Pullup/Pulldown Resistors* discusses situations where external pullup/pulldown resistors are required.



#### Table 3-5. Oscillator/PLL Terminal Functions

SIGNAL NAME	NO.	TYPE <sup>(1)</sup>	OTHER <sup>(2)</sup> (3)	DESCRIPTION
CLKOUT	A7	O/Z	_ DV <sub>DDIO</sub>	DSP clock output signal. For debug purposes, the CLKOUT pin can be used to tap different clocks within the DSP clock generator. The SRC bits in the CLKOUT Control Source Register (CCSSR) can be used to specify the CLKOUT pin source. Additionally, the slew rate of the CLKOUT pin can be controlled by the Output Slew Rate Control Register (OSRCR) [0x1C16].  The CLKOUT pin is enabled/disabled through the CLKOFF bit in the CPU ST3_55 register. When disabled, the CLKOUT pin is placed in high-impedance (Hi-Z). At reset the CLKOUT pin is enabled until the beginning of the boot sequence, when the on-chip Bootloader sets CLKOFF = 1 and the CLKOUT pin is disabled (Hi-Z). For more information on the ST3_55 register, see the <i>TMS320C55x 3.0 CPU</i> Reference Guide (literature number: SWPU073).
CLKIN	A8	ı	_ DV <sub>DDIO</sub>	Input clock. This signal is used to input an external clock when the 32-KHz on-chip oscillator is not used as the DSP clock (pin CLK_SEL = 1). For boot purposes, the CLKIN frequency is assumed to be either 11.2896, 12, or 12.288 MHz.  The CLK_SEL pin (C7) selects between the 32-KHz crystal clock or CLKIN.  When the CLK_SEL pin is low, this pin should be tied to ground (VSS). When CLK_SEL is high, this pin should be driven by an external clock source.  If CLK_SEL is high, this pin is used as the reference clock for the clock generator and during bootup the bootloader bypasses the PLL and assumes the CLKIN frequency is one of the following frequencies: 11.2896-, 12-, or 12.288-MHz. With these frequencies in mind, the bootloader sets the SPI clock rates at 500 KHz, the I2C clock rate at 400 KHz, and UART at 57600 baud.
CLK_SEL	<b>C</b> 7	ı	_ DV <sub>DDIO</sub>	Clock input select. This pin selects between the 32-KHz crystal clock or CLKIN. 0 = 32-KHz on-chip oscillator drives the RTC timer and the DSP clock generator while CLKIN is ignored.  1 = CLKIN drives the DSP clock generator and the 32-KHz on-chip oscillator drives only the RTC timer.  This pin is <i>not</i> allowed to change during device operation; it <i>must</i> be tied high or low at the board.
V <sub>DDA_PLL</sub>	C10	PWR	see Section 5.2, ROC	1.3-V Analog PLL power supply for the system clock generator.
V <sub>SSA_PLL</sub>	D9	GND	see Section 5.2, ROC	Analog PLL ground for the system clock generator.

I = Input, O = Output, Z = High impedance, S = Supply voltage, GND = Ground, A = Analog signal IPD = Internal pulldown, IPU = Internal pullup. For more detailed information on pullup/pulldown resistors and situations where external (2) pullup/pulldown resistors are required, see Section 4.8.1, *Pullup/Pulldown Resistors*. Specifies the operating I/O supply voltage for each signal



## Table 3-6. Real-Time Clock (RTC) Terminal Functions

SIGNAL		TYPE(1)	OTHER <sup>(2)</sup> (3)	DESCRIPTION				
NAME	NO.	ITPE	OTHER (-) (9)	DESCRIPTION				
RTC_XO	A9	I	_ CV <sub>DDRTC</sub>	Real-time clock oscillator output. This pin operates at the RTC core voltage, CV <sub>DDRTC</sub> , and supports a 32.768-kHz crystal.  If the RTC oscillator is not used, it can be disabled by connecting RTC_XI to CV <sub>DDRTC</sub> and RTC_XO to ground (V <sub>SS</sub> ). A voltage must still be applied to CV <sub>DDRTC</sub> (see Section 5.2, <i>Recommended Operating Conditions</i> ).				
				Note: When RTC oscillator is disabled, the RTC registers (I/O address range 1900h – 197Fh) are not accessible.				
RTC_XI	В9	1	– CV <sub>DDRTC</sub>	Real-time clock oscillator input.  If the RTC oscillator is not used, it can be disabled by connecting RTC_XI to CV <sub>DDRTC</sub> and RTC_XO to ground (V <sub>SS</sub> ). A voltage must still be applied to CV <sub>DDRTC</sub> (see Section 5.2, Recommended Operating Conditions).				
				Note: When RTC oscillator is disabled, the RTC registers (I/O address range 1900h – 197Fh) are not accessible.				
RTC_CLKOUT	D8	O/Z	_ DV <sub>DDRTC</sub>	Real-time clock output pin. This pin operates at DV <sub>DDRTC</sub> voltage. The RTC_CLKOUT pin is enabled/disabled through the RTCCLKOUTEN bit in the RTC Power Management Register (RTCPMGT). At reset, the RTC_CLKOUT pin is disabled (high-impedance [Hi-Z]).				
WAKEUP	E8	I/O/Z	– DV <sub>DDRTC</sub>	The pin is used to WAKEUP the core from idle condition. This pin defaults to an input at CV <sub>DDRTC</sub> powerup, but can also be configured as an active-low open-drain output signal to wakeup an external device from an RTC alarm.				

<sup>(1)</sup> I = Input, O = Output, Z = High impedance, S = Supply voltage, GND = Ground, A = Analog signal

<sup>(2)</sup> IPD = Internal pulldown, IPU = Internal pullup. For more detailed information on pullup/pulldown resistors and situations where external pullup/pulldown resistors are required, see Section 4.8.1, *Pullup/Pulldown Resistors*.

<sup>(3)</sup> Specifies the operating I/O supply voltage for each signal



#### Table 3-7, RESET, Interrupts, and JTAG Terminal Functions

	rabie	3-7. RESE	i, interrupts	s, and JTAG Terminal Functions
SIGNAL NAME	NO.	TYPE <sup>(1)</sup>	OTHER <sup>(2)</sup> (3)	DESCRIPTION
NAME	NO.		F	 RESET
				External Flag Output. XF is used for signaling other processors in multiprocessor configurations or XF can be used as a fast general-purpose output pin.
XF	M8	O/Z	DV <sub>DDIO</sub>	XF is set high by the BSET XF instruction and XF is set low by the BCLR XF instruction or by writing to bit 13 of the ST1_55 register. At reset, the XF pin will be high. For more information on the ST1_55 register, see the <i>TMS320C55x 3.0 CPU</i> Reference Guide (literature number: SWPU073).
RESET	D6	I	IPU DV <sub>DDIO</sub>	Device reset. RESET causes the DSP to terminate execution and loads the program counter with the contents of the reset vector. When RESET is brought to a high level, the reset vector in ROM at FFFF00h forces the program execution to branch to the location of the on-chip ROM bootloader.  RESET affects the various registers and status bits.  The IPU resistor on this pin can be enabled or disabled via the PDINHIBR2 register but will be forced ON when RESET is asserted.
				JTAG
[For more detailed inform SPRU589).]	ation on emu	ılation header	design guidelin	es, see the XDS560 Emulator Technical Reference (literature number:
TMS	L8	I	IPU DV <sub>DDIO</sub>	IEEE standard 1149.1 test mode select. This serial control input is clocked into the TAP controller on the rising edge of TCK. If the emulation header is located greater than 6 inches from the device, TMS must be buffered. In this case, the input buffer for TMS needs pullup resistors connected to $DV_{DDIO}$ to hold these signals at a known value when the emulator is not connected. A resistor value of 4.7 kΩ or greater is suggested. For board design guidelines related to the emulation header, see the <i>XDS560 Emulator</i> Technical Reference (literature number: SPRU589). The IPU resistor on this pin can be enabled or disabled via the PDINHIBR2 register.
TDO	M7	O/Z	_ DV <sub>DDIO</sub>	IEEE standard 1149.1 test data output. The contents of the selected register (instruction or data) are shifted out of TDO on the falling edge of TCK. TDO is in the high-impedance (Hi-Z) state except when the scanning of data is in progress.  For board design guidelines related to the emulation header, see the XDS560 Emulator Technical Reference (literature number: SPRU589). If the emulation header is located greater than 6 inches from the device, TDO must be buffered.
TDI	L7	I	IPU DV <sub>DDIO</sub>	IEEE standard 1149.1 test data input. TDI is clocked into the selected register (instruction or data) on a rising edge of TCK. If the emulation header is located greater than 6 inches from the device, TDI must be buffered. In this case, the input buffer for TDI need pull-up resistors connected to ${\rm DV}_{\rm DDIO}$ to hold these signals at a known value when the emulator is not connected. A resistor value of 4.7 kΩ or greater is suggested. The IPU resistor on this pin can be enabled or disabled via the PDINHIBR2 register.

 <sup>(1)</sup> I = Input, O = Output, Z = High impedance, S = Supply voltage, GND = Ground, A = Analog signal
 (2) IPD = Internal pulldown, IPU = Internal pullup. For more detailed information on pullup/pulldown resistors and situations where external pullup/pulldown resistors are required, see Section 4.8.1, *Pullup/Pulldown Resistors*. Specifies the operating I/O supply voltage for each signal



# Table 3-7. RESET, Interrupts, and JTAG Terminal Functions (continued)

SIGNAL		TYPE <sup>(1)</sup>	OTHER <sup>(2)</sup> (3)	DESCRIPTION
NAME	NO.	ITPE	OTHER (-) (-)	DESCRIPTION
тск	М6	I	IPU DV <sub>DDIO</sub>	IEEE standard 1149.1 test clock. TCK is normally a free-running clock signal with a 50% duty cycle. The changes on test access port (TAP) of input signals TMS and TDI are clocked into the TAP controller, instruction register, or selected test data register on the rising edge of TCK. Changes at the TAP output signal (TDO) occur on the falling edge of TCK.  If the emulation header is located greater than 6 inches from the device, TCK must be buffered.  For board design guidelines related to the emulation header, see the XDS560 Emulator Technical Reference (literature number: SPRU589). The IPU resistor on this pin can be enabled or disabled via the PDINHIBR2 register.
TRST	М9	ı	IPD DV <sub>DDIO</sub>	IEEE standard 1149.1 reset signal for test and emulation logic. TRST, when high, gives the IEEE standard 1149.1 scan system control of the operations of the device. If TRST is not connected or driven low, the device operates in its functional mode, and the IEEE standard 1149.1 signals are ignored. The VC5505 will <b>not</b> operate properly if this reset pin is never asserted low. For board design guidelines related to the emulation header, see the XDS560 Emulator Technical Reference (literature number: SPRU589). It is recommended that an external pulldown resistor be used in addition to the IPD especially if there is a long trace to an emulation header.
EMU1	M5	I/O/Z	IPU DV <sub>DDIO</sub>	Emulator 1 pin. EMU1 is used as an interrupt to or from the emulator system and is defined as input/output by way of the emulation logic. For board design guidelines related to the emulation header, see the XDS560 Emulator Technical Reference (literature number: SPRU589). An external pullup to DV_DDIO is required to provide a signal rise time of less than 10 $\mu sec.$ A 4.7-k $\Omega$ resistor is suggested for most applications. For board design guidelines related to the emulation header, see the XDS560 Emulator Technical Reference (literature number: SPRU589). The IPU resistor on this pin can be enabled or disabled via the PDINHIBR2 register.
EMU0	L6	I/O/Z	IPU DV <sub>DDIO</sub>	Emulator 0 pin. When $\overline{TRST}$ is driven low and then high, the state of the EMU0 pin is latched and used to connect the JTAG pins (TCK, TMS, TDI, TDO) to either the IEEE1149.1 Boundary-Scan TAP (when the latched value of EMU0 = 0) or to the DSP Emulation TAP (when the latched value of EMU0 = 1). Once $\overline{TRST}$ is high, EMU0 is used as an interrupt to or from the emulator system and is defined as input/output by way of the emulation logic. An external pullup to DV_DDIO is required to provide a signal rise time of less than 10 µsec. A 4.7-k $\Omega$ resistor is suggested for most applications. For board design guidelines related to the emulation header, see the $XDS560$ Emulator Technical Reference (literature number: SPRU589). The IPU resistor on this pin can be enabled or disabled via the PDINHIBR2 register.
			EXTERNAL	INTERRRUPTS
ĪNT1	E7	1	IPU DV <sub>DDIO</sub>	External interrupt inputs (INT1 and INT0). These pins are maskable via their specific Interrupt Mask Register (IMR1, IMR0) and the interrupt mode bit. The pins can be polled and reset by their specific Interrupt
ĪNT0	C6	I	IPU DV <sub>DDIO</sub>	Flag Register (IFR1, IFR0). The IPU resistor on these pins can be enabled or disabled via the PDINHIBR2 register.



# Table 3-8. External Memory Interface (EMIF) Terminal Functions

SIGNAL (1) (2) (2)								
NAME	NO.	TYPE <sup>(1)</sup>	OTHER (2) (3)	DESCRIPTION				
EMIF FUNCTIONAL PINS: ASYNC (NOR, SRAM, and NAND)								
				Note: When accessing 8-bit Asynchronous memory, pins EM_A[20:0] should be connected to memory address pins [22:2] and EM_BA[1:0] should be connected to memory addresss pins [1:0]. For 16-bit Asynchronous memory, pins EM_A[20:0] should be connected to memory address pins [20:1] and EM_BA[1] should be connected to memory addresss pin [0].				
EM_A[20]/GP[26]	J3	I/O/Z	IPD DV <sub>DDEMIF</sub>	This pin is multiplexed between EMIF and GPIO. For EMIF, this pin is the EMIF external address pin 20.  Mux control via the A20_MODE bit in the EBSR (see Figure 4-2).  The IPD resistor on this pin can be enabled or disabled via the PDINHIBR2 register.				
EM_A[19]/GP[25]	G4	I/O/Z	IPD DV <sub>DDEMIF</sub>	This pin is multiplexed between EMIF and GPIO. For EMIF, this pin is the EMIF external address pin 19.  Mux control via the A19_MODE bit in the EBSR (see Figure 4-2).  The IPD resistor on this pin can be enabled or disabled via the PDINHIBR2 register.				
EM_A[18]/GP[24]	G2	I/O/Z	IPD DV <sub>DDEMIF</sub>	This pin is multiplexed between EMIF and GPIO. For EMIF, this pin is the EMIF external address pin 18.  Mux control via the A18_MODE bit in the EBSR (see Figure 4-2).  The IPD resistor on this pin can be enabled or disabled via the PDINHIBR2 register.				
EM_A[17]/GP[23]	F2	I/O/Z	IPD DV <sub>DDEMIF</sub>	This pin is multiplexed between EMIF and GPIO. For EMIF, this pin is the EMIF external address pin 17.  Mux control via the A17_MODE bit in the EBSR (see Figure 4-2).  The IPD resistor on this pin can be enabled or disabled via the PDINHIBR2 register.				
EM_A[16]/GP[22]	E2	I/O/Z	IPD DV <sub>DDEMIF</sub>	This pin is multiplexed between EMIF and GPIO. For EMIF, this pin is the EMIF external address pin 16.  Mux control via the A16_MODE bit in the EBSR (see Figure 4-2).  The IPD resistor on this pin can be enabled or disabled via the PDINHIBR2 register.				
EM_A[15]/GP[21]	N1	I/O/Z	IPD DV <sub>DDEMIF</sub>	This pin is multiplexed between EMIF and GPIO. For EMIF, this pin is the EMIF external address pin 15.  Mux control via the A15_MODE bit in the EBSR (see Figure 4-2).  The IPD resistor on this pin can be enabled or disabled via the PDINHIBR2 register.				
EM_A[14]	M1	I/O/Z	DV <sub>DDEMIF</sub>	This pin is the EMIF external address pin 14.				
EM_A[13]	L1	I/O/Z	$DV_DDEMIF$	This pin is the EMIF external address pin 13.				
EM_A[12]/(CLE)	K1	I/O/Z	$DV_{DDEMIF}$	This pin is the EMIF external address pin 12. When interfacing with NAND Flash, this pin also acts as Command Latch Enable (CLE).				
EM_A[11]/(ALE)	K2	I/O/Z	$DV_{DDEMIF}$	This pin is the EMIF external address pin 11. When interfacing with NAND Flash, this pin also acts as Address Latch Enable (ALE).				
EM_A[10]	L2	I/O/Z	$DV_DDEMIF$	This pin is the EMIF external address pin 10.				
EM_A[9]	J2	I/O/Z	$DV_DDEMIF$	This pin is the EMIF external address pin 9.				
EM_A[8]	J1	I/O/Z	$DV_DDEMIF$	This pin is the EMIF external address pin 8.				
EM_A[7]	H2	I/O/Z	$DV_DDEMIF$	This pin is the EMIF external address pin 7.				
EM_A[6]	F1	I/O/Z	$DV_DDEMIF$	This pin is the EMIF external address pin 6.				
EM_A[5]	D1	I/O/Z	$DV_DDEMIF$	This pin is the EMIF external address pin 5.				
EM_A[4]	C1	I/O/Z	$DV_DDEMIF$	This pin is the EMIF external address pin 4.				
EM_A[3]	D2	I/O/Z	$DV_DDEMIF$	This pin is the EMIF external address pin 3.				
EM_A[2]	E1	I/O/Z	DV <sub>DDEMIF</sub>	This pin is the EMIF external address pin 2.				
EM_A[1]	C2	I/O/Z	$DV_DDEMIF$	This pin is the EMIF external address pin 1.				
EM_A[0]	B2	I/O/Z	$DV_DDEMIF$	This pin is the EMIF external address pin 0.				

<sup>(1)</sup> I = Input, O = Output, Z = High impedance, S = Supply voltage, GND = Ground, A = Analog signal

IPD = Internal pulldown, IPU = Internal pullup. For more detailed information on pullup/pulldown resistors and situations where external pullup/pulldown resistors are required, see Section 4.8.1, *Pullup/Pulldown Resistors*. Specifies the operating I/O supply voltage for each signal



# Table 3-8. External Memory Interface (EMIF) Terminal Functions (continued)

SIGNAL		-> (-> (1)	(2) (3)		
NAME	NO.	TYPE <sup>(1)</sup>	OTHER <sup>(2)</sup> (3)	DESCRIPTION	
EM_D[15]	J4				
EM_D[14]	K3				
EM_D[13]	K4				
EM_D[12]	L3				
EM_D[11]	C4				
EM_D[10]	D3				
EM_D[9]	F4				
EM_D[8]	E3	1/0/7	D) /	EMIE 40 bit bit discording at horse	
EM_D[7]	НЗ	I/O/Z	$DV_{DDEMIF}$	EMIF 16-bit bi-directional bus.	
EM_D[6]	K5				
EM_D[5]	M2				
EM_D[4]	L4				
EM_D[3]	D4				
EM_D[2]	F3				
EM_D[1]	E5				
EM_D[0]	G3				
EM_CS5	А3	O/Z	$DV_DDEMIF$	EMIF chip select 5 output for use with asynchronous memories (i.e., NOR flash, NAND flash, or SRAM).	
EM_CS4	C3	O/Z	DV <sub>DDEMIF</sub>	EMIF chip select 4 output for use with asynchronous memories (i.e., NOR flash, NAND flash, or SRAM).	
EM_CS3	M4	O/Z	DV <sub>DDEMIF</sub>	EMIF NAND chip select 3 output for use with asynchronous memories (i.e., NOR flash, NAND flash, or SRAM).	
EM_CS2	C5	O/Z	DV <sub>DDEMIF</sub>	EMIF NAND chip select 2 output for use with asynchronous memories (i.e., NOR flash, NAND flash, or SRAM).	
EM_WE	H1	O/Z	DV <sub>DDEMIF</sub>	EMIF asynchronous memory write enable output	
EM_OE	E4	O/Z	$DV_DDEMIF$	EMIF asynchronous memory read enable output	
EM_R/W	B6	O/Z	$DV_DDEMIF$	EMIF asynchronous read/write output	
EM_DQM1	P1	O/Z	$DV_DDEMIF$	EMIF asynchronous data write strobes and byte enables.	
EM_DQM0	B5	O/Z	$DV_DDEMIF$	LIMIT asynchronous data write strobes and byte enables.	
EM_BA[1]	B1	O/Z	$DV_{DDEMIF}$	EMIF asynchronous bank address	
EM_BA[0]	A1	O/Z	$DV_{DDEMIF}$	16-bit wide memory: EM_BA[1] forms the device address[0] and BA[0] forms device address [23]. 8-bit wide memory: EM_BA[1] forms the device address[1] and BA[0] forms device address [0].	
EM_WAIT5	H4	I	$DV_DDEMIF$	EMIF wait state extension input 5 for EM_CS5	
EM_WAIT4	G1	I	$DV_{DDEMIF}$	EMIF wait state extension input 4 for EM_CS4	
EM_WAIT3	K6	I	$DV_{DDEMIF}$	EMIF wait state extension input 3 for EM_CS3	
EM_WAIT2	D5	ļ	DV <sub>DDEMIF</sub>	EMIF wait state extension input 2 for EM_CS2	



#### Table 3-9. Inter-Integrated Circuit (I2C) Terminal Functions

SIGNA NAME	L NO.	TYPE <sup>(1)</sup>	OTHER <sup>(2)</sup> (3)	DESCRIPTION
				12C
SCL	В7	I/O/Z	DV <sub>DDIO</sub>	This pin is the I2C clock output. Per the I2C standard, an external pullup is required on this pin.
SDA	В8	I/O/Z	DV <sub>DDIO</sub>	This pin is the I2C bidirectional data signal. Per the I2C standard, an external pullup is required on this pin.

- I = Input, O = Output, Z = High impedance, S = Supply voltage, GND = Ground, A = Analog signal
- IPD = Internal pulldown, IPU = Internal pullup. For more detailed information on pullup/pulldown resistors and situations where external pullup/pulldown resistors are required, see Section 4.8.1, Pullup/Pulldown Resistors.
- Specifies the operating I/O supply voltage for each signal

#### Table 3-10. Inter-IC Sound (I2S0 - I2S3) Terminal Functions

OLONIAL				· · · · · · · · · · · · · · · · · · ·
SIGNAL	NO	TYPE(1)	OTHER (2) (3)	DESCRIPTION
NAME	NO.			1 4 6 0 (1990)
				Interface 0 (I2S0)
MMC0_D0/ I2S0_DX/ GP[2]	L9	I/O/Z	IPD DV <sub>DDIO</sub>	This pin is multiplexed between MMC0, I2S0, and GPIO. For I2S, it is I2S0 transmit data output I2S0_DX. Mux control via the SP0MODE bits in the EBSR. The IPD resistor on this pin can be enabled or disabled via the PDINHIBR1 register.
MMC0_CLK/ I2S0_CLK/ GP[0]	L10	I/O/Z	IPD DV <sub>DDIO</sub>	This pin is multiplexed between MMC0, I2S0, and GPIO. For I2S, it is I2S0 clock input/output I2S0_CLK. Mux control via the SP0MODE bits in the EBSR. The IPD resistor on this pin can be enabled or disabled via the PDINHIBR1 register.
MMC0_D1/ I2S0_RX/ GP[3]	M10	I/O/Z	IPD DV <sub>DDIO</sub>	This pin is multiplexed between MMC0, I2S0, and GPIO. For I2S, it is I2S0 receive data input I2S0_RX. Mux control via the SP0MODE bits in the EBSR. The IPD resistor on this pin can be enabled or disabled via the PDINHIBR1 register.
MMC0_CMD/ I2S0_FS/ GP[1]	M11	I/O/Z	IPD DV <sub>DDIO</sub>	This pin is multiplexed between MMC0, I2S0, and GPIO. For I2S, it is I2S0 frame synchronization input/output I2S0_FS. Mux control via the SP0MODE bits in the EBSR. The IPD resistor on this pin can be enabled or disabled via the PDINHIBR1 register.
				Interface 1 (I2S1)
MMC1_D0/ I2S1_DX/ GP[8]	M14	I/O/Z	IPD DV <sub>DDIO</sub>	This pin is multiplexed between MMC1, I2S1, and GPIO. For I2S, it is I2S1 transmit data output I2S1_DX. Mux control via the SP1MODE bits in the EBSR. The IPD resistor on this pin can be enabled or disabled via the PDINHIBR1 register.
MMC1_CLK/ I2S1_CLK/ GP[6]	M13	I/O/Z	IPD DV <sub>DDIO</sub>	This pin is multiplexed between MMC1, I2S1, and GPIO. For I2S, it is I2S1 clock input/output I2S1_CLK. Mux control via the SP1MODE bits in the EBSR. The IPD resistor on this pin can be enabled or disabled via the PDINHIBR1 register.
MMC1_D1/ I2S1_RX/ GP[9]	M12	I/O/Z	IPD DV <sub>DDIO</sub>	This pin is multiplexed between MMC1, I2S1, and GPIO. For I2S, it is I2S1 receive data input I2S1_RX. Mux control via the SP1MODE bits in the EBSR. The IPD resistor on this pin can be enabled or disabled via the PDINHIBR1 register.
MMC1_CMD/ I2S1_FS/ GP[7]	L14	I/O/Z	IPD DV <sub>DDIO</sub>	This pin is multiplexed betweenn MMC1, I2S2, and GPIO. For I2S, it is I2S1 frame synchronization input/output I2S1_FS. Mux control via the SP1MODE bits in the EBSR. The IPD resistor on this pin can be enabled or disabled via the PDINHIBR1 register.

I = Input, O = Output, Z = High impedance, S = Supply voltage, GND = Ground, A = Analog signal

IPD = Internal pulldown, IPU = Internal pullup. For more detailed information on pullup/pulldown resistors and situations where external pullup/pulldown resistors are required, see Section 4.8.1, *Pullup/Pulldown Resistors*. Specifies the operating I/O supply voltage for each signal



## Table 3-10. Inter-IC Sound (I2S0 – I2S3) Terminal Functions (continued)

SIGNAL		TYPE(1)	OTHER (2) (3)	DESCRIPTION
NAME	NO.			
				Interface 2 (I2S2)
LCD_D[11]/ I2S2_DX/ GP[27]/ SPI_TX	P12	I/O/Z	IPD DV <sub>DDIO</sub>	This pin is multiplexed between LCD Bridge, I2S2, GPIO, and SPI. For I2S, it is I2S2 transmit data output I2S2_DX. Mux control via the PPMODE bits in the EBSR. The IPD resistor on this pin can be enabled or disabled via the PDINHIBR3 register.
LCD_D8]/ I2S2_CLK/ GP[18]/ SPI_CLK	N10	I/O/Z	IPD DV <sub>DDIO</sub>	This pin is multiplexed between LCD Bridge, I2S2, GPIO, and SPI. For I2S, it is I2S2 clock input/output I2S2_CLK. Mux control via the PPMODE bits in the EBSR. The IPD resistor on this pin can be enabled or disabled via the PDINHIBR3 register.
LCD_D[10]/ I2S2_RX/ GP[20]/ SPI_RX	N11	I/O/Z	IPD DV <sub>DDIO</sub>	This pin is multiplexed between LCD Bridge, I2S2, GPIO, and SPI. For I2S, it is I2S2 receive data input I2S2_RX. Mux control via the PPMODE bits in the EBSR. The IPD resistor on this pin can be enabled or disabled via the PDINHIBR3 register.
LCD_D[9]/ I2S2_FS/ GP[19]/ SPI_CS0	P11	I/O/Z	IPD DV <sub>DDIO</sub>	This pin is multiplexed between LCD Bridge, I2S2, and GPIO. For I2S, it is I2S2 frame synchronization input/output I2S2_FS. Mux control via the PPMODE bits in the EBSR. The IPD resistor on this pin can be enabled or disabled via the PDINHIBR3 register.
				Interface 3 (I2S3)
LCD_D[15]/ UART_TXD/ GP[31]/ I2S3_DX	P14	I/O/Z	IPD DV <sub>DDIO</sub>	This pin is multiplexed between LCD Bridge, UART, GPIO, and I2S3. For I2S, it is I2S3 transmit data output I2S3_DX. Mux control via the PPMODE bits in the EBSR. The IPD resistor on this pin can be enabled or disabled via the PDINHIBR3 register.
LCD_D[12]/ UART_RTS/ GP[28]/ I2S3_CLK	N12	I/O/Z	IPD DV <sub>DDIO</sub>	This pin is multiplexed between LCD Bridge, UART, GPIO, and I2S3. For I2S, it is I2S3 clock input/output I2S3_CLK. Mux control via the PPMODE bits in the EBSR. The IPD resistor on this pin can be enabled or disabled via the PDINHIBR3 register.
LCD_D[14]/ UART_RXD/ GP[30]/ I2S3_RX	N13	I/O/Z	IPD DV <sub>DDIO</sub>	This pin is multiplexed between LCD Bridge, UART, GPIO, and I2S3. For I2S, it is I2S3 receive data input I2S3_RX. Mux control via the PPMODE bits in the EBSR. The IPD resistor on this pin can be enabled or disabled via the PDINHIBR3 register.
LCD_D[13]/ UART_CTS/ GP[29]/ I2S3_FS	P13	I/O/Z	IPD DV <sub>DDIO</sub>	This pin is multiplexed between LCD Bridge, UART, GPIO, and I2S3. For I2S, it is I2S3 frame synchronization input/output I2S3_FS. Mux control via the PPMODE bits in the EBSR. The IPD resistor on this pin can be enabled or disabled via the PDINHIBR3 register.



#### Table 3-11. Serial Peripheral Interface (SPI) Terminal Functions

Olonal					
SIGNAL		TYPE(1)	OTHER (2) (3)	DESCRIPTION	
NAME	NO.			Oseial Bost Interfere (OBI)	
		1		Serial Port Interface (SPI)	
LCD_CS0_E0/ SPI_CS0	P4	I/O/Z	$DV_{DDIO}$	This pin is multiplexed between LCD Bridge and SPI.  Mux control via the PPMODE bits in the EBSR.  For SPI, this pin is SPI chip select SPI_CS0.	
LCD_D[9]/ I2S2_FS/ GP[19]/ SPI_CS0	P11	I/O/Z	IPD DV <sub>DDIO</sub>	This pin is multiplexed between LCD Bridge, I2S2, GPIO, and SPI. Mux control via the PPMODE bits in the EBSR. For SPI, this pin is SPI chip select SPI_CS0. The IPD resistor on this pin can be enabled or disabled via the PDINHIBR3 register.	
LCD_CS1_E1/ SPI_CS1	N4	I/O/Z	$DV_{DDIO}$	This pin is multiplexed between LCD Bridge and SPI. Mux control via the PPMODE bits in the EBSR. For SPI, this pin is SPI chip select SPI_CS1.	
LCD_RW_WRB/ SPI_CS2	P5	I/O/Z	$DV_{DDIO}$	This pin is multiplexed between LCD Bridge and SPI. Mux control via the PPMODE bits in the EBSR. For SPI, this pin is SPI chip select SPI_CS2.	
LCD_RS/ SPI_CS3	N5	I/O/Z	$DV_{DDIO}$	This pin is multiplexed between LCD Bridge and SPI. Mux control via the PPMODE bits in the EBSR. For SPI, this pin is SPI chip select SPI_CS3.	
LCD_EN_RDB/ SPI_CLK	N3	O/Z	$DV_{DDIO}$	This pin is multiplexed between LCD Bridge and SPI. Mux control via the PPMODE bits in the EBSR. For SPI, this pin is clock output SPI_CLK.	
LCD_D8]/ I2S2_CLK/ GP[18]/ SPI_CLK	N10		IPD DV <sub>DDIO</sub>	This pin is multiplexed between LCD Bridge, I2S2, GPIO, and SPI. Mux control via the PPMODE bits in the EBSR. For SPI, this pin is clock output SPI_CLK. The IPD resistor on this pin can be enabled or disabled via the PDINHIBR3 register.	
LCD_D[1]/ SPI_TX	N6	I/O/Z	$DV_{DDIO}$	This pin is multiplexed between LCD Bridge and SPI. Mux control via the PPMODE bits in the EBSR. For SPI, this pin is SPI transmit data output.	
LCD_D[11]/ I2S2_DX/ GP[27]/ SPI_TX	P12	I/O/Z	IPD DV <sub>DDIO</sub>	This pin is multiplexed between LCD Bridge, I2S2, GPIO, and SPI. Mux control via the PPMODE bits in the EBSR. For SPI, this pin is SPI transmit data output. The IPD resistor on this pin can be enabled or disabled via the PDINHIBR3 register.	
LCD_D[0]/ SPI_RX	P6	I/O/Z	$DV_{DDIO}$	This pin is multiplexed between LCD Bridge and SPI. Mux control via the PPMODE bits in the EBSR. For SPI this pin is SPI receive data input.	
LCD_D[10]/ I2S2_RX/ GP[20]/ SPI_RX	N11	I/O/Z	IPD DV <sub>DDIO</sub>	This pin is multiplexed between LCD Bridge, I2S2, GPIO, and SPI. Mux control via the PPMODE bits in the EBSR. For SPI this pin is SPI receive data input. The IPD resistor on this pin can be enabled or disabled via the PDINHIBR3 register.	

<sup>(1)</sup> I = Input, O = Output, Z = High impedance, S = Supply voltage, S = Supply

IPD = Internal pulldown, IPU = Internal pullup. For more detailed information on pullup/pulldown resistors and situations where external pullup/pulldown resistors are required, see Section 4.8.1, *Pullup/Pulldown Resistors*. Specifies the operating I/O supply voltage for each signal



#### **Table 3-12. UART Terminal Functions**

SIGNAL		TYPE(1)	OTHER (2) (3)	DESCRIPTION
NAME	NO.	TYPE	OTHER (-) (9)	DESCRIPTION
				UART
LCD_D[14]/ UART_RXD/ GP[30]/ I2S3_RX	N13	I/O/Z	IPD DV <sub>DDIO</sub>	This pin is multiplexed between LCD Bridge, UART, GPIO, and I2S3. When used by UART, it is the receive data input UART_RXD. Mux control via the PPMODE bits in the EBSR. The IPD resistor on this pin can be enabled or disabled via the PDINHIBR3 register.
LCD_D[15]/ UART_TXD/ GP[31]/ I2S3_DX	P14	I/O/Z	IPD DV <sub>DDIO</sub>	This pin is multiplexed between LCD Bridge, UART, GPIO, and I2S3. In UART mode, it is the transmit data output UART_TXD. Mux control via the PPMODE bits in the EBSR. The IPD resistor on this pin can be enabled or disabled via the PDINHIBR3 register.
LCD_D[13]/ UART_CTS/ GP[29]/ I2S3_FS	P13	I/O/Z	IPD DV <sub>DDIO</sub>	This pin is multiplexed between LCD Bridge, UART, GPIO, and I2S3. In UART mode, it is the clear to send input UART_CTS. Mux control via the PPMODE bits in the EBSR. The IPD resistor on this pin can be enabled or disabled via the PDINHIBR3 register.
LCD_D[12]/ UART_RTS/ GP[28]/ I2S3_CLK	N12	I/O/Z	IPD DV <sub>DDIO</sub>	This pin is multiplexed between LCD Bridge, UART, GPIO, and I2S3. In UART mode, it is the ready to send output UART_RTS.  Mux control via the PPMODE bits in the EBSR. The IPD resistor on this pin can be enabled or disabled via the PDINHIBR3 register.

- (1) I = Input, O = Output, Z = High impedance, S = Supply voltage, GND = Ground, A = Analog signal
- IPD = Internal pulldown, IPU = Internal pullup. For more detailed information on pullup/pulldown resistors and situations where external pullup/pulldown resistors are required, see Section 4.8.1, *Pullup/Pulldown Resistors*.
- Specifies the operating I/O supply voltage for each signal

#### **Table 3-13. USB2.0 Terminal Functions**

Table 5-13. USB2.0 Terminal Functions						
SIGNAL NAME	NO.	TYPE(1)	OTHER <sup>(2) (3)</sup>	DESCRIPTION		
				USB 2.0		
				12-MHz crystal oscillator input.		
USB_MXI	G13	I	USB_V <sub>DDOSC</sub>	When the USB peripheral $\emph{is not}$ used, USB_MXI should be connected to ground (VSS).		
LICE MYO	C14	0	LICD V	12-MHz crystal oscillator output.		
USB_MXO	G14	0	USB_V <sub>DDOSC</sub>	When the USB peripheral <i>is not</i> used, USB_MXO should be left unconnected.		
			see	3.3-V power supply for USB oscillator.		
USB_V <sub>DDOSC</sub>	G12	S	Section 5.2, ROC	When the USB peripheral <i>is not</i> used, USB_V <sub>DDOSC</sub> should be connected to ground ( $V_{SS}$ ).		
USB_V <sub>SSOSC</sub>	F11	S	see Section 5.2, ROC	Ground for USB oscillator.		
USB_VBUS	J12	A I/O	see Section 5.2, ROC	USB power detect. 5-V input that signifies that VBUS is connected. When the USB peripheral <i>is not</i> used, the USB_VBUS signal should be connected to ground (V <sub>SS</sub> ).		
USB_DP	H14	A I/O	USB_V <sub>DDA3P3</sub>	USB bi-directional Data Differential signal pair [positive/negative].		
USB_DM	J14	A I/O	USB_V <sub>DDA3P3</sub>	When the USB peripheral $\it is\ not$ used, the USB_DP and USB_DM signals should both be tied to ground (VSS).		
USB_R1	G9	A I/O	USB_V <sub>DDA3P3</sub>	External resistor connect. Reference current output. This must be connected via a 10-k $\Omega$ ±1% resistor to USB_V <sub>SSREF</sub> and be placed as close to the device as possible.		
				When the USB peripheral <i>is not</i> used, the USB_R1 signal should be connected via a 10-k $\Omega$ resistor to USB_V <sub>SSREF</sub> .		

(3)

<sup>(1)</sup> I = Input, O = Output, Z = High impedance, S = Supply voltage, GND = Ground, A = Analog signal

IPD = Internal pulldown, IPU = Internal pullup. For more detailed information on pullup/pulldown resistors and situations where external pullup/pulldown resistors are required, see Section 4.8.1, *Pullup/Pulldown Resistors*. Specifies the operating I/O supply voltage for each signal



# Table 3-13. USB2.0 Terminal Functions (continued)

and the second s						
SIGNAL NAME	NO.	TYPE <sup>(1)</sup>	OTHER <sup>(2)</sup> (3)	DESCRIPTION		
USB_V <sub>SSREF</sub>	G10	GND	see Section 5.2, ROC	Ground for reference current. This must be connected via a 10-k $\Omega$ ±1% resistor to USB_R1. When the USB peripheral <i>is not</i> used, the USB_V <sub>SSREF</sub> signal should be connected directly to ground (V <sub>ss</sub> ).		
USB_V <sub>DDA3P3</sub>	H12	S	see Section 5.2, ROC	Analog 3.3 V power supply for USB PHY. When the USB peripheral $\emph{is not}$ used, the USB_V_DDA3P3 signal should be connected to ground (VSS).		
USB_V <sub>SSA3P3</sub>	H11	GND	see Section 5.2, ROC	Analog ground for USB PHY.		
USB_V <sub>DDA1P3</sub>	H10	S	see Section 5.2, ROC	Analog 1.3 V power supply for USB PHY. [For high-speed sensitive analog circuits] When the USB peripheral $is$ <b>not</b> used, the USB_V <sub>DDA1P3</sub> signal should be connected to ground (V <sub>SS</sub> ).		
USB_V <sub>SSA1P3</sub>	H9	GND	see Section 5.2, ROC	Analog ground for USB PHY [For high speed sensitive analog circuits].		
USB_V <sub>DD1P3</sub>	J13	S	see Section 5.2, ROC	1.3-V digital core power supply for USB PHY.  When the USB peripheral <i>is not</i> used, the USB_V <sub>DD1P3</sub> signal should be connected to ground (V <sub>SS</sub> ).		
USB_V <sub>SS1P3</sub>	H13	GND	see Section 5.2, ROC	Digital core ground for USB phy.		
USB_V <sub>DDPLL</sub>	G8	S	see Section 5.2, ROC	3.3 V USB Analog PLL power supply. When the USB peripheral <i>is not</i> used, the USB_V <sub>DDPLL</sub> signal should be connected to ground (V <sub>SS</sub> ).		
USB_V <sub>SSPLL</sub>	G11	GND	see Section 5.2, ROC	USB Analog PLL ground.		



#### **Table 3-14. LCD Bridge Terminal Functions**

	Table 3-14. LCD Bridge Terminal Functions							
SIGNAL		TYPE(1)	OTHER (2) (3)	DESCRIPTION				
NAME	NO.			This pin is multiplexed between LCD Bridge and SPI.				
LCD_EN_RDB/ SPI_CLK	N3	O/Z	$DV_{DDIO}$	For LCD Bridge, this pin is either LCD Bridge read/write enable (MPU68 mode) or read strobe (MPU80 mode).  Mux control via the PPMODE bits in the EBSR.				
LCD_CS0_E0/ SPI_CS0	P4	I/O/Z	$DV_{DDIO}$	This pin is multiplexed between LCD Bridge and SPI. For LCD Bridge, this pin is either LCD Bridge chip select 0 (MPU68 and MPU80 modes) or enable 0 (HD44780 mode). Mux control via the PPMODE bits in the EBSR.				
LCD_CS1_E1/ SPI_CS1	N4	I/O/Z	$DV_{DDIO}$	This pin is multiplexed between LCD Bridge and SPI. For LCD Bridge, this pin is either LCD Bridge chip select 1 (MPU68 and MPU80 modes) or enable 1 (HD44780 mode). Mux control via the PPMODE bits in the EBSR.				
LCD_RW_WRB/ SPI_CS2	P5	I/O/Z	$DV_{DDIO}$	This pin is multiplexed between LCD Bridge and SPI. For LCD, this pin is either LCD Bridge read/write select (HD44780 and MPU68 modes) or write strobe (MPU80 mode). Mux control via the PPMODE bits in the EBSR,.				
LCD_RS/ SPI_CS3	N5	I/O/Z	$DV_{DDIO}$	This pin is multiplexed between LCD Bridge and SPI. For LCD, this pin is the LCD Bridge address set-up. Mux control via the PPMODE bits in the EBSR.				
LCD_D[15]/ UART_TXD/ GP[31]/ I2S3_DX	P14	I/O/Z	IPD DV <sub>DDIO</sub>	This pin is multiplexed between LCD Bridge, UART, GPIO, and I2S3. For LCD Bridge, it is LCD data pin 15. Mux control via the PPMODE bits in the EBSR. The IPD resistor on this pin can be enabled or disabled via the PDINHIBR3 register.				
LCD_D[14]/ UART_RXD/ GP[30]/ I2S3_RX	N13	I/O/Z	IPD DV <sub>DDIO</sub>	This pin is multiplexed between LCD Bridge, UART, GPIO, and I2S3. For LCD Bridge, it is LCD data pin 14. Mux control via the PPMODE bits in the EBSR. The IPD resistor on this pin can be enabled or disabled via the PDINHIBR3 register.				
LCD_D[13]/ UART_CTS/ GP[29]/ I2S3_FS	P13	I/O/Z	IPD DV <sub>DDIO</sub>	This pin is multiplexed between LCD Bridge, UART, GPIO, and I2S3. For LCD Bridge, it is LCD data pin 13. Mux control via the PPMODE bits in the EBSR. The IPD resistor on this pin can be enabled or disabled via the PDINHIBR3 register.				
LCD_D[12]/ UART_RTS/ GP[28]/ I2S3_CLK	N12	I/O/Z	IPD DV <sub>DDIO</sub>	This pin is multiplexed between LCD Bridge, I2S2, and GPIO. For LCD Bridge, it is LCD data pin 12. Mux control via the PPMODE bits in the EBSR. The IPD resistor on this pin can be enabled or disabled via the PDINHIBR3 register.				
LCD_D[11]/ I2S2_DX/ GP[27]/ SPI_TX	P12	I/O/Z	IPD DV <sub>DDIO</sub>	This pin is multiplexed between LCD Bridge, I2S2, GPIO, and SPI. For LCD Bridge, it is LCD data pin 11.  Mux control via the PPMODE bits in the EBSR. The IPD resistor on this pin can be enabled or disabled via the PDINHIBR3 register.				
LCD_D[10]/ I2S2_RX/ GP[20]/ SPI_RX	N11	I/O/Z	IPD DV <sub>DDIO</sub>	This pin is multiplexed between LCD Bridge, I2S2, GPIO, and SPI. For LCD Bridge, it is LCD data pin 10.  Mux control via the PPMODE bits in the EBSR. The IPD resistor on this pin can be enabled or disabled via the PDINHIBR3 register.				
LCD_D[9]/ I2S2_FS/ GP[19]/ SPI_CS0	P11	I/O/Z	IPD DV <sub>DDIO</sub>	This pin is multiplexed between LCD Bridge, I2S2, GPIO, and SPI. For LCD Bridge, it is LCD data pin 9.  Mux control via the PPMODE bits in the EBSR. The IPD resistor on this pin can be enabled or disabled via the PDINHIBR3 register.				
LCD_D[8]/ I2S2_CLK GP[18]/ SPI_CLK	N10	I/O/Z	IPD DV <sub>DDIO</sub>	This pin is multiplexed between LCD Bridge, I2S2, GPIO, and SPI. For LCD Bridge, it is LCD data pin 8.  Mux control via the PPMODE bits in the EBSR. The IPD resistor on this pin can be enabled or disabled via the PDINHIBR3 register.				
LCD_D[7]/ GP[17]	P10	I/O/Z	IPD DV <sub>DDIO</sub>	This pin is multiplexed between LCD Bridge and GPIO. For LCD Bridge, it is LCD data pin 7. Mux control via the PPMODE bits in the EBSR. The IPD resistor on this pin can be enabled or disabled via the PDINHIBR3 register.				

 <sup>(1)</sup> I = Input, O = Output, Z = High impedance, S = Supply voltage, GND = Ground, A = Analog signal
 (2) IPD = Internal pulldown, IPU = Internal pullup. For more detailed information on pullup/pulldown resistors and situations where external pullup/pulldown resistors are required, see Section 4.8.1, *Pullup/Pulldown Resistors*. Specifies the operating I/O supply voltage for each signal

<sup>(3)</sup> 



# Table 3-14. LCD Bridge Terminal Functions (continued)

SIGNAL		TYPE <sup>(1)</sup>	OTHER <sup>(2) (3)</sup> DESCRIPTION			
NAME	NO.	TYPE	OTHER (=) (e)	DESCRIPTION		
LCD_D[6]/ GP[16]	N9	I/O/Z	IPD DV <sub>DDIO</sub>	This pin is multiplexed between LCD Bridge and GPIO. For LCD Bridge, it is LCD data pin 6. Mux control via the PPMODE bits in the EBSR. The IPD resistor on this pin can be enabled or disabled via the PDINHIBR3 register.		
LCD_D[5]/ GP[15]	P9	I/O/Z	IPD DV <sub>DDIO</sub>	This pin is multiplexed between LCD Bridge and GPIO. For LCD Bridge, it is LCD data pin 5. Mux control via the PPMODE bits in the EBSR. The IPD resistor on this pin can be enabled or disabled via the PDINHIBR3 register.		
LCD_D[4]/ GP[14]	N8	I/O/Z	IPD DV <sub>DDIO</sub>	This pin is multiplexed between LCD Bridge and GPIO. For LCD Bridge, it is LCD data pin 4. Mux control via the PPMODE bits in the EBSR. The IPD resistor on this pin can be enabled or disabled via the PDINHIBR3 register.		
LCD_D[3]/ GP[13]	N7	I/O/Z	IPD DV <sub>DDIO</sub>	This pin is multiplexed between LCD Bridge and GPIO. For LCD Bridge, it is LCD data pin 3. Mux control via the PPMODE bits in the EBSR. The IPD resistor on this pin can be enabled or disabled via the PDINHIBR3 register.		
LCD_D[2]/ GP[12]	P7	I/O/Z	IPD DV <sub>DDIO</sub>	This pin is multiplexed between LCD Bridge and GPIO. For LCD Bridge, it is LCD data pin 2. Mux control via the PPMODE bits in the EBSR. The IPD resistor on this pin can be enabled or disabled via the PDINHIBR3 register.		
LCD_D[1]/ SPI_TX	N6	I/O/Z	$DV_{DDIO}$	This pin is multiplexed between LCD Bridge and SPI. For LCD Bridge, it is LCD data pin 1. Mux control via the PPMODE bits in the EBSR.		
LCD_D[0]/ SPI_RX	P6	I/O/Z	$DV_{DDIO}$	This pin is multiplexed between LCD Bridge and SPI. For LCD Bridge, it is LCD data pin 0. Mux control via the PPMODE bits in the EBSR.		



#### Table 3-15. MMC1/SD Terminal Functions

SIGNAL		TYPE(1)	OTHER (2) (3)	DESCRIPTION
NAME	NO.		OTTLEN	DECOMM HON
				MMC/SD
MMC1_CLK/ I2S1_CLK/ GP[6]	M13	0	IPD DV <sub>DDIO</sub>	This pin is multiplexed between MMC1, I2S1, and GPIO. For MMC/SD, this is the MMC1 data clock output MMC1_CLK. Mux control via the SP1MODE bits in the EBSR. The IPD resistor on this pin can be enabled or disabled via the PDINHIBR1 register.
MMC1_CMD/ I2S1_FS/ GP[7]	L14	0	IPD DV <sub>DDIO</sub>	This pin is multiplexed between MMC1, I2S1, and GPIO. For MMC/SD, this is the MMC1 command I/O output MMC1_CMD. Mux control via the SP1MODE bits in the EBSR. The IPD resistor on this pin can be enabled or disabled via the PDINHIBR1 register.
MMC1_D3/ GP[11]	L13	I/O/Z	IPD DV <sub>DDIO</sub>	
MMC1_D2/ GP[10]	K14	I/O/Z	IPD DV <sub>DDIO</sub>	The MMC1_D3 and MMC1_D2 pins are multiplexed between MMC1 and GPIO. The MMC1_D1 and MMC1_D0 pins are multiplexed between MMC1, I2S1, and GPIO.
MMC1_D1/ I2S1_RX/ GP[9]	M12	I/O/Z	IPD DV <sub>DDIO</sub>	In MMC/SD mode, all these pins are the MMC1 nibble wide bi-directional data bus.  Mux control via the SP1MODE bits in the EBSR.  The IPD resistor on these pins can be enabled or disabled via the PDINHIBR1
MMC1_D0/ I2S1_DX/ GP[8]	M14	I/O/Z	IPD DV <sub>DDIO</sub>	register.

- I = Input, O = Output, Z = High impedance, S = Supply voltage, GND = Ground, A = Analog signal
- IPD = Internal pulldown, IPU = Internal pullup. For more detailed information on pullup/pulldown resistors and situations where external pullup/pulldown resistors are required, see Section 4.8.1, Pullup/Pulldown Resistors.
- Specifies the operating I/O supply voltage for each signal

#### Table 3-16. MMC0/SD Terminal Functions

SIGNAL		TYPE <sup>(1)</sup>	OTHER (2) (3)	DESCRIPTION
NAME	NO.		OTTIER	DECOMM HON
				MMC/SD
MMC0_CLK/ I2S0_CLK/ GP[0]	L10	0	IPD DV <sub>DDIO</sub>	This pin is multiplexed between MMC0, I2S0, and GPIO. For MMC/SD, this is the MMC0 data clock output MMC0_CLK. Mux control via the SP0MODE bits in the EBSR. The IPD resistor on this pin can be enabled or disabled via the PDINHIBR1 register.
MMC0_CMD/ I2S0_FS/ GP[1]	M11	0	IPD DV <sub>DDIO</sub>	This pin is multiplexed between MMC0, I2S0, and GPIO. For MMC/SD, this is the MMC0 command I/O output MMC0_CMD. Mux control via the SP0MODE bits in the EBSR. The IPD resistor on this pin can be enabled or disabled via the PDINHIBR1 register.
MMC0_D3/ GP[5]	L11	I/O/Z	IPD DV <sub>DDIO</sub>	
MMC0_D2/ GP[4]	L12	I/O/Z	IPD DV <sub>DDIO</sub>	The MMC0_D3 and MMC0_D2 pins are multiplexed between MMC0 and GPIO. The MMC0_D1 and MMC0_D0 pins are multiplexed between MMC0, I2S0, and GPIO.
MMC0_D1/ I2S0_RX/ GP[3]	M10	I/O/Z	IPD DV <sub>DDIO</sub>	In MMC/SD mode, these pins are the MMC0 nibble wide bi-directional data bus.  Mux control via the SP0MODE bits in the EBSR.  The IPD resistor on these pins can be enabled or disabled via the PDINHIBR1
MMC0_D0/ I2S0_DX/ GP[2]	L9	I/O/Z	IPD DV <sub>DDIO</sub>	register.

- (1) I = Input, O = Output, Z = High impedance, S = Supply voltage, GND = Ground, A = Analog signal
- IPD = Internal pulldown, IPU = Internal pullup. For more detailed information on pullup/pulldown resistors and situations where external pullup/pulldown resistors are required, see Section 4.8.1, *Pullup/Pulldown Resistors*. Specifies the operating I/O supply voltage for each signal



#### Table 3-17. 10-Bit SAR ADC Terminal Functions

SIGNAL	SIGNAL		OTUED (2) (3)	DESCRIPTION
NAME	NO.	TYPE <sup>(1)</sup> OTHER <sup>(2)</sup> (3)	DESCRIPTION	
				SAR ADC
GPAIN0	D10	I/O	V <sub>DDA_ANA</sub>	GPAIN0: General -Purpose Output and Analog Input pin 0. This pin is demuxed internally into ADC Channels 0, 1, & 2. GPAIN0 can also be used as a general-purpose open-drain output. This pin is unique among the GPAIN pins in that it is the only pin that is 3.6 V-tolerant to support measuring a battery voltage. GPAIN0 can accommodate input voltages from 0 V to 3.6 V; although, the ADC is unable to accept signals greater than V <sub>DDA_ANA</sub> without clamping. ADC Channel 1 is capable of switching in an internal resistor divider that has a divide ratio of approximately 1/8.
GPAIN1	A11	I/O	V <sub>DDA_ANA</sub>	GPAIN1: General -Purpose Output and Analog Input pin 1. This pin is connected to ADC Channel 3. GPAIN1 can be used as a general-purpose output if certain requirements are met (see Note: below). GPAIN1 can accommodate input voltages from 0 V to V <sub>DDA_ANA</sub> .  Note: If the ANA_LDO is used to supply power to V <sub>DDA_ANA</sub> , this pin must <b>not</b> be used as a general-purpose output (driving high) since the max current capability (see the I <sub>SD</sub> parameter in Section 5.3, Electrical Characteristics Over Recommended Ranges of Supply Voltage and Operating Temperature) of the ANA_LDO can be exceeded. Doing so may result in the on-chip power-on reset (POR) resetting the chip.
GPAIN2	B11	I/O	V <sub>DDA_ANA</sub>	GPAIN2: General -Purpose Output and Analog Input pin 2. This pin is connected to ADC Channel 4. GPAIN2 can be used as a general-purpose output if certain requirements are met (see Note: below). GPAIN2 can accommodate input voltages from 0 V to V <sub>DDA_ANA</sub> .  Note: If the ANA_LDO is used to supply power to V <sub>DDA_ANA</sub> , this pin must <b>not</b> be used as a general-purpose output (driving high) since the max current capability (see the I <sub>SD</sub> parameter in Section 5.3, Electrical Characteristics Over Recommended Ranges of Supply Voltage and Operating Temperature) of the ANA_LDO can be exceeded. Doing so may result in the on-chip POR resetting the chip.
GPAIN3	C11	I/O	V <sub>DDA_ANA</sub>	GPAIN3: General -Purpose Output and Analog Input pin 3. This pin is connected to ADC Channel 5. GPAIN3 can be used as a general-purpose output if certain requirements are met (see Note: below). GPAIN3 can accommodate input voltages from 0 V to V <sub>DDA_ANA</sub> .  Note: If the ANA_LDO is used to supply power to V <sub>DDA_ANA</sub> , this pin must <b>not</b> be used as a general-purpose output (driving high) since the max current capability (see the I <sub>SD</sub> parameter in Section 5.3, Electrical Characteristics Over Recommended Ranges of Supply Voltage and Operating Temperature) of the ANA_LDO can be exceeded. Doing so may result in the on-chip POR resetting the chip.

 <sup>(1)</sup> I = Input, O = Output, Z = High impedance, S = Supply voltage, GND = Ground, A = Analog signal
 (2) IPD = Internal pulldown, IPU = Internal pullup. For more detailed information on pullup/pulldown resistors and situations where external pullup/pulldown resistors are required, see Section 4.8.1, *Pullup/Pulldown Resistors*. Specifies the operating I/O supply voltage for each signal



#### Table 3-18. GPIO Terminal Functions

	Table 3-18. GPIO Terminal Functions						
SIGNAL NAME	NO.	TYPE <sup>(1)</sup>	OTHER <sup>(2)</sup> (3)	DESCRIPTION			
				General-Purpose Input/Output			
				External Flag Output. XF is used for signalling other processors in multiprocessor configurations or XF can be used as a fast general-purpose output pin.			
XF	M8	O/Z	DV <sub>DDIO</sub>	XF is set high by the BSET XF instruction and XF is set low by the BCLR XF instruction or by writing to bit 13 of the ST1_55 register. At reset, the XF pin will be high. For more information on the ST1_55 register, see the <i>TMS320C55x 3.0 CPU</i> Reference Guide (literature number: SWPU073).			
MMC0_CLK/ I2S0_CLK/ GP[0]	L10	I/O/Z	IPD DV <sub>DDIO</sub>	This pin is multiplexed between MMC0, I2S0, and GPIO. For GPIO, it is general-purpose input/output pin 0 (GP[0]). Mux control via the SP0MODE bits in the EBSR. The IPD resistor on this pin can be enabled or disabled via the PDINHIBR1 register.			
MMC0_CMD/ I2S0_FS/ GP[1]	M11	I/O/Z	IPD DV <sub>DDIO</sub>	This pin is multiplexed between MMC0, I2S0, and GPIO. For GPIO, it is general-purpose input/output pin 1 (GP[1]). Mux control via the SP0MODE bits in the EBSR. The IPD resistor on this pin can be enabled or disabled via the PDINHIBR1 register.			
MMC0_D0/ I2S0_DX/ GP[2]	L9	I/O/Z	IPD DV <sub>DDIO</sub>	This pin is multiplexed between MMC0, I2S0, and GPIO. For GPIO, it is general-purpose input/output pin 2 (GP[2]). Mux control via the SP0MODE bits in the EBSR. The IPD resistor on this pin can be enabled or disabled via the PDINHIBR1 register.			
MMC0_D1/ I2S0_RX/ GP[3]	M10	I/O/Z	IPD DV <sub>DDIO</sub>	This pin is multiplexed between MMC0, I2S0, and GPIO. For GPIO, it is general-purpose input/output pin 3 (GP[3]). Mux control via the SP0MODE bits in the EBSR. The IPD resistor on this pin can be enabled or disabled via the PDINHIBR1 register.			
MMC0_D2/ GP[4]	L12	I/O/Z	IPD DV <sub>DDIO</sub>	This pin is multiplexed between MMC0 and GPIO. For GPIO, it is general-purpose input/output pin 4 (GP[4]). Mux control via the SP0MODE bits in the EBSR. The IPD resistor on this pin can be enabled or disabled via the PDINHIBR1 register.			
MMC0_D3/ GP[5]	L11	I/O/Z	IPD DV <sub>DDIO</sub>	This pin is multiplexed between MMC0 and GPIO. For GPIO, it is general-purpose input/output pin 5 (GP[5]). Mux control via the SP0MODE bits in the EBSR. The IPD resistor on this pin can be enabled or disabled via the PDINHIBR1 register.			
MMC1_CLK/ I2S1_CLK/ GP[6]	M13	I/O/Z	IPD DV <sub>DDIO</sub>	This pin is multiplexed between MMC1, I2S1, and GPIO. For GPIO, it is general-purpose input/output pin 6 (GP[6]). Mux control via the SP1MODE bits in the EBSR.			
MMC1_CMD/ I2S1_FS/ GP[7]	L14	I/O/Z	IPD DV <sub>DDIO</sub>	This pin is multiplexed between MMC1, I2S1, and GPIO. For GPIO, it is general-purpose input/output pin 7 (GP[7]). Mux control via the SP1MODE bits in the EBSR. The IPD resistor on this pin can be enabled or disabled via the PDINHIBR1 register.			
MMC1_D0/ I2S1_DX/ GP[8]	M14	I/O/Z	IPD DV <sub>DDIO</sub>	This pin is multiplexed between MMC1, I2S1, and GPIO. For GPIO, it is general-purpose input/output pin 8 (GP[8]). Mux control via the SP1MODE bits in the EBSR. The IPD resistor on this pin can be enabled or disabled via the PDINHIBR1 register.			
MMC1_D1/ I2S1_RX/ GP[9]	M12	I/O/Z	IPD DV <sub>DDIO</sub>	This pin is multiplexed between MMC1, I2S1, and GPIO. For GPIO, it is general-purpose input/output pin 9 (GP[9]). Mux control via the SP1MODE bits in the EBSR. The IPD resistor on this pin can be enabled or disabled via the PDINHIBR1 register.			
MMC1_D2/ GP[10]	K14	I/O/Z	IPD DV <sub>DDIO</sub>	This pin is multiplexed between MMC1 and GPIO. For GPIO, it is general-purpose input/output pin 10 (GP[10]). Mux control via the SP1MODE bits in the EBSR. The IPD resistor on this pin can be enabled or disabled via the PDINHIBR1 register.			
MMC1_D3/ GP[11]	L13	I/O/Z	IPD DV <sub>DDIO</sub>	This pin is multiplexed between MMC1 and GPIO. For GPIO, it is general-purpose input/output pin 11 (GP[11]). Mux control via the SP1MODE bits in the EBSR. The IPD resistor on this pin can be enabled or disabled via the PDINHIBR1 register.			

 <sup>(1)</sup> I = Input, O = Output, Z = High impedance, S = Supply voltage, GND = Ground, A = Analog signal
 (2) IPD = Internal pulldown, IPU = Internal pullup. For more detailed information on pullup/pulldown resistors and situations where external pullup/pulldown resistors are required, see Section 4.8.1, *Pullup/Pulldown Resistors*. Specifies the operating I/O supply voltage for each signal

<sup>(3)</sup> 



# **Table 3-18. GPIO Terminal Functions (continued)**

SIGNAL				
NAME	NO.	TYPE <sup>(1)</sup>	OTHER (2) (3)	DESCRIPTION
LCD_D[2]/ GP[12]	P7	I/O/Z	IPD DV <sub>DDIO</sub>	This pin is multiplexed between LCD Bridge and GPIO. For GPIO, it is general-purpose input/output pin 12 (GP[12]). Mux control via the PPMODE bits in the EBSR. The IPD resistor on this pin can be enabled or disabled via the PDINHIBR3 register.
LCD_D[3]/ GP[13]	N7	I/O/Z	IPD DV <sub>DDIO</sub>	This pin is multiplexed between LCD Bridge and GPIO. For GPIO, it is general-purpose input/output pin 13 (GP[13]). Mux control via the PPMODE bits in the EBSR. The IPD resistor on this pin can be enabled or disabled via the PDINHIBR3 register.
LCD_D[4]/ GP[14]	N8	I/O/Z	IPD DV <sub>DDIO</sub>	This pin is multiplexed between LCD Bridge and GPIO. For GPIO, it is general-purpose input/output pin 14 (GP[14]). Mux control via the PPMODE bits in the EBSR. The IPD resistor on this pin can be enabled or disabled via the PDINHIBR3 register.
LCD_D[5]/ GP[15]	P9	I/O/Z	IPD DV <sub>DDIO</sub>	This pin is multiplexed between LCD Bridge and GPIO. For GPIO, it is general-purpose input/output pin 15 (GP[15]). Mux control via the PPMODE bits in the EBSR. The IPD resistor on this pin can be enabled or disabled via the PDINHIBR3 register.
LCD_D[6]/ GP[16]	N9	I/O/Z	IPD DV <sub>DDIO</sub>	This pin is multiplexed between LCD Bridge and GPIO. For GPIO, it is general-purpose input/output pin 16 (GP[16]). Mux control via the PPMODE bits in the EBSR. The IPD resistor on this pin can be enabled or disabled via the PDINHIBR3 register.
LCD_D[7]/ GP[17]	P10	I/O/Z	IPD DV <sub>DDIO</sub>	This pin is multiplexed between LCD Bridge and GPIO. For GPIO, it is general-purpose input/output pin 17 (GP[17]). Mux control via the PPMODE bits in the EBSR. The IPD resistor on this pin can be enabled or disabled via the PDINHIBR3 register.
LCD_D8]/ I2S2_CLK/ GP[18]/ SPI_CLK	N10	I/O/Z	IPD DV <sub>DDIO</sub>	This pin is multiplexed between LCD Bridge and GPIO. For GPIO, it is general-purpose input/output pin 18 (GP[18]). Mux control via the PPMODE bits in the EBSR. The IPD resistor on this pin can be enabled or disabled via the PDINHIBR3 register.
LCD_D[9]/ I2S2_FS/ GP[19]/ SPI_CS0	P11	I/O/Z	IPD DV <sub>DDIO</sub>	This pin is multiplexed between LCD Bridge, I2S2, and GPIO. For GPIO, it is general-purpose input/output pin 19 (GP[19]). Mux control via the PPMODE bits in the EBSR. The IPD resistor on this pin can be enabled or disabled via the PDINHIBR3 register.
LCD_D[10]/ I2S2_RX/ GP[20]/ SPI_RX	N11	I/O/Z	IPD DV <sub>DDIO</sub>	This pin is multiplexed between LCD Bridge, I2S2, GPIOand SPI. For GPIO, it is general-purpose input/output pin 20 (GP[20]). Mux control via the PPMODE bits in the EBSR. The IPD resistor on this pin can be enabled or disabled via the PDINHIBR3 register.
EM_A[15]/GP[21]	N1	I/O/Z	IPD DV <sub>DDIO</sub>	This pin is multiplexed between EMIF and GPIO. For GPIO, it is general-purpose input/output pin 21 (GP[21]). Mux control via the A15_MODE bit in the EBSR. The IPD resistor on this pin can be enabled or disabled via the PDINHIBR2 register.
EM_A[16]/GP[22]	E2	I/O/Z	IPD DV <sub>DDIO</sub>	This pin is multiplexed between EMIF and GPIO. For GPIO, it is general-purpose input/output pin 22 (GP[22]). Mux control via the A16_MODE bit in the EBSR. The IPD resistor on this pin can be enabled or disabled via the PDINHIBR2 register.
EM_A[17]/GP[23]	F2	I/O/Z	IPD DV <sub>DDIO</sub>	This pin is multiplexed between EMIF and GPIO. For GPIO, it is general-purpose input/output pin 23 (GP[23]). Mux control via the A17_MODE bit in the EBSR. The IPD resistor on this pin can be enabled or disabled via the PDINHIBR2 register.
EM_A[18]/GP[24]	G2	I/O/Z	IPD DV <sub>DDIO</sub>	This pin is multiplexed between EMIF and GPIO. For GPIO, it is general-purpose input/output pin 24 (GP[24]). Mux control via the A18_MODE bit in the EBSR. The IPD resistor on this pin can be enabled or disabled via the PDINHIBR2 register.
EM_A[19]/GP[25]	G4	I/O/Z	IPD DV <sub>DDIO</sub>	This pin is multiplexed between EMIF and GPIO. For GPIO, it is general-purpose input/output pin 25 (GP[25]). Mux control via the A19_MODE bit in the EBSR. The IPD resistor on this pin can be enabled or disabled via the PDINHIBR2 register.
EM_A[20]/GP[26]	J3	I/O/Z	IPD DV <sub>DDIO</sub>	This pin is multiplexed between EMIF and GPIO. For GPIO, it is general-purpose input/output pin 26 (GP[26]). Mux control via the A20_MODE bit in the EBSR. The IPD resistor on this pin can be enabled or disabled via the PDINHIBR2 register.



# **Table 3-18. GPIO Terminal Functions (continued)**

SIGNAL	SIGNAL		(0) (0)	
NAME	NO.	TYPE <sup>(1)</sup>	OTHER (2) (3)	DESCRIPTION
LCD_D[11]/ I2S2_DX/ GP[27]/ SPI_TX	P12	I/O/Z	IPD DV <sub>DDIO</sub>	This pin is multiplexed between LCD Bridge, I2S2, GPIO, and SPI. For GPIO, it is general-purpose input/output pin 27 (GP[27]). Mux control via the PPMODE bits in the EBSR. The IPD resistor on this pin can be enabled or disabled via the PDINHIBR3 register.
LCD_D[12]/ UART_RTS/ GP[28]/ I2S3_CLK	N12	I/O/Z	IPD DV <sub>DDIO</sub>	This pin is multiplexed between LCD Bridge, UART, GPIO, and I2S3. For GPIO, it is general-purpose input/output pin 28 (GP[28]). Mux control via the PPMODE bits in the EBSR. The IPD resistor on this pin can be enabled or disabled via the PDINHIBR3 register.
LCD_D[13]/ UART_CTS/ GP[29]/ I2S3_FS	P13	I/O/Z	IPD DV <sub>DDIO</sub>	This pin is multiplexed between LCD Bridge, UART, GPIO, and I2S3. For GPIO, it is general-purpose input/output pin 29 (GP[29]). Mux control via the PPMODE bits in the EBSR. The IPD resistor on this pin can be enabled or disabled via the PDINHIBR3 register.
LCD_D[14]/ UART_RXD/ GP[30]/ I2S3_RX	N13	I/O/Z	IPD DV <sub>DDIO</sub>	This pin is multiplexed between LCD Bridge, UART, GPIO, and I2S3. For GPIO, it is general-purpose input/output pin 30 (GP[30]). Mux control via the PPMODE bits in the EBSR. The IPD resistor on this pin can be enabled or disabled via the PDINHIBR3 register.
LCD_D[15]/ UART_TXD/ GP[31]/ I2S3_DX	P14	I/O/Z	IPD DV <sub>DDIO</sub>	This pin is multiplexed between LCD Bridge, UART, GPIO, and I2S3. For GPIO, it is general-purpose input/output pin 31 (GP[31]). Mux control via the PPMODE bits in the EBSR. The IPD resistor on this pin can be enabled or disabled via the PDINHIBR3 register.



#### **Table 3-19. Regulators and Power Management Terminal Functions**

SIGNAL							
NAME	NO.	TYPE(1)	OTHER (2) (3)	DESCRIPTION			
NAME	NO.			Regulators			
	[Not supported on this device. Reserved for compatibility with future devices].						
DSP_LDOO	E10	S		For proper device operation, this pin <b>must</b> be connected to an $\sim 1.0~\mu F$ decoupling capacitor to V <sub>SS</sub> . For more detailed information, see Section 6.3.3, <i>Power-Supply Decoupling</i> .			
DSP_LDOI	F14	S		[Not supported on this device. Reserved for compatibility with future devices]. For proper device operation, this pin <i>must</i> be connected to the same supply as the ANA_LDOI pin (B12).			
DSP_LDO_EN	D12	I	_ ANA_LDOI	[Not supported on this device. Reserved for compatibility with future devices]. For proper device operation, this pin <i>must</i> be tied to ground (V <sub>SS</sub> ). For future device family pin compatibility, board designs should have this pin layout with a zero- $\Omega$ resistor to ANA_LDOI and a zero- $\Omega$ resistor to ground. For VC5505 , only the zero- $\Omega$ resistor to ground should be populated.			
DSP_LDO_V	D13	I	_ ANA_LDOI	[Not supported on this device. Reserved for compatibility with future devices]. For proper device operation, this pin <i>must</i> be connected to the same supply as the ANA_LDOI pin (B12). For future device family pin compatibility, board designs should have this pin layout with a zero- $\Omega$ resistor to ANA_LDOI and a zero- $\Omega$ resistor to ground. For VC5505 , only the zero- $\Omega$ resistor to ANA_LDOI should be populated.			
USB_LDOO	F12	S		[Not supported on this device. Reserved for compatibility with future devices]. For proper device operation, this pin <i>must</i> be left unconnected.			
USB_LDOI	F13	S		[Not supported on this device. Reserved for compatibility with future devices]. For proper device operation, this pin <i>must</i> be connected to the same supply as the ANA_LDOI pin (B12).			
ANA_LDOO	A12	S		Analog LDO output. This output provides up to 3 mA of current regulated to 1.3 V (see the $I_{SD}$ parameter in Section 5.3, Electrical Characteristics Over Recommended Ranges of Supply Voltage and Operating Temperature). For proper device operation, this pin $\textit{must}$ be connected to an ~ 1.0 $\mu\text{F}$ decoupling capacitor to $V_{SS}$ . For more detailed information, see Section 6.3.3, Power-Supply Decoupling.			
ANA_LDOI	B12	Ø		Analog LDO input. This input pin must be connected to a power supply with a voltage range of 1.8 V to 3.6 V. It supplies power for the ANA_LDO, the bandgap reference generator circuits, and is the I/O supply for some input pins.			
BG_CAP	B13	0		Bandgap reference filter signal. For proper device operation, this pin needs to be bypassed with a 0.1 µF capacitor to analog ground (V <sub>SSA_ANA</sub> ). This external capacitor provides filtering for stable reference voltages & currents generated by the bandgap circuit. The bandgap produces the references for use by the System PLL, SAR, and POR circuits.			

I = Input, O = Output, Z = High impedance, S = Supply voltage, GND = Ground, A = Analog signal IPD = Internal pulldown, IPU = Internal pullup. For more detailed information on pullup/pulldown resistors and situations where external pullup/pulldown resistors are required, see Section 4.8.1, *Pullup/Pulldown Resistors*. Specifies the operating I/O supply voltage for each signal



#### Table 3-20. Reserved and No Connects Terminal Functions

SIGNA	SIGNAL		OTHER <sup>(2)</sup> (3)	DESCRIPTION				
NAME	NO.	TYPE <sup>(1)</sup>	OTHER DESCRIPTION	DESCRIPTION				
	Reserved							
RSV0	C12	1	_ ANA_LDOI	Reserved. For proper device operation, this pin must be tied directly to V <sub>SS</sub> .				
RSV1	J10	PWR		Reserved. For proper device operation, this pin must be tied directly to CV <sub>DD</sub> .				
RSV2	J11	PWR		Reserved. For proper device operation, this pin must be tied directly to CV <sub>DD</sub> .				
RSV3	D14	_	- ANA_LDOI	Reserved. For proper device operation, this pin must be tied directly to $V_{\mbox{\scriptsize SS}}$ .				
RSV4	C14	I	- ANA_LDOI	Reserved. For proper device operation, this pin must be tied directly to V <sub>SS</sub> .				
RSV5	C13	I	- ANA_LDOI	Reserved. For proper device operation, this pin must be tied directly to $V_{SS}$ .				
RSV10	В3	O/Z	DV <sub>DDEMIF</sub>	Reserved. (Leave unconnected, do not connect to power or ground).				
RSV11	A4	O/Z	DV <sub>DDEMIF</sub>	Reserved. (Leave unconnected, do not connect to power or ground).				
RSV12	МЗ	O/Z	DV <sub>DDEMIF</sub>	Reserved. (Leave unconnected, do not connect to power or ground).				
RSV13	N2	O/Z	DV <sub>DDEMIF</sub>	Reseverd. (Leave unconnected, do not connect to power or ground).				
RSV14	A6	O/Z	$DV_DDEMIF$	Reserved. (Leave unconnected, do not connect to power or ground).				
RSV15	B4	O/Z	DV <sub>DDEMIF</sub>	Reseverd. (Leave unconnected, do not connect to power or ground).				

<sup>(1)</sup> I = Input, O = Output, Z = High impedance, S = Supply voltage, GND = Ground, A = Analog signal

(3) Specifies the operating I/O supply voltage for each signal

#### **Table 3-21. Supply Voltage Terminal Functions**

SIGNAL	SIGNAL		OTHER <sup>(2)</sup> (3)	DECODITION				
NAME	NO.	TYPE <sup>(1)</sup>	OTHER (-) (9)	DESCRIPTION				
	SUPPLY VOLTAGES							
	F6							
	H8							
CV <sub>DD</sub>	J6	PWR		1.05-V Digital Core supply voltage (60 MHz) 1.3-V Digital Core supply voltage (100 MHz)				
	K10		The V Digital Colic Cappiy Voltage (100 III 12)					
	L5							
	F7							
	K7							
DV	K12	PWR		4.0.V. 2.5.V. 2.0.V. as 2.2.V.V.O november for non-FMIF and non-PTC V.O.				
DV <sub>DDIO</sub>	N14		1.8-V, 2.5-V, 2.8-V, or 3.3-V I/O power supply for non-EMIF and non-RTC I/Os					
	P3							
	P8							

<sup>(1)</sup> I = Input, O = Output, Z = High impedance, S = Supply voltage, GND = Ground, A = Analog signal

(3) Specifies the operating I/O supply voltage for each signal

<sup>(2)</sup> IPD = Internal pulldown, IPU = Internal pullup. For more detailed information on pullup/pulldown resistors and situations where external pullup/pulldown resistors are required, see Section 4.8.1, Pullup/Pulldown Resistors.

<sup>(2)</sup> IPD = Internal pulldown, IPU = Internal pullup. For more detailed information on pullup/pulldown resistors and situations where external pullup/pulldown resistors are required, see Section 4.8.1, Pullup/Pulldown Resistors.



## **Table 3-21. Supply Voltage Terminal Functions (continued)**

SIGNAL		TYPE <sup>(1)</sup>	OTHER <sup>(2) (3)</sup> DESCRIPTION	DESCRIPTION
NAME	NO.	TYPE	OTHER 717	DESCRIPTION
	A2			
	A5			
	E6			
	F5	PWR		
$DV_DDEMIF$	G5			1.8-V, 2.5-V, 2.8-V, or 3.3-V EMIF I/O power supply
	H5			
	H7			
	J5			
	P2			
$CV_DDRTC$	C8	PWR		1.05-V thru 1.3-V RTC digital core and RTC oscillator power supply.
DV <sub>DDRTC</sub>	F8	PWR		1.8-V, 2.5-V, 2.8-V, or 3.3-V I/O power supply for RTC_CLOCKOUT and WAKEUP pins.
$V_{DDA\_ANA}$	A10	PWR		1.3-V supply for power management and 10-bit SAR ADC

#### **Table 3-22. Ground Terminal Functions**

SIGNAL		TYPE <sup>(1)</sup>	OTHER <sup>(2)</sup> (3)	DESCRIPTION
NAME	NO.	TYPE	OTHER	DESCRIPTION
	A13	3		
	A14			
	D7			
	D11			
	E9			
	E11			
	E12			
	E13			
	E14	GND		
	F9		Ground pins	
V <sub>SS</sub>	F10			Ground pins
	G6			
	G7			
	H6			
	J7			
	J8			
	J9			
	K8			
	K9			
	K11			
	K13			
V <sub>SS_RTC</sub>	C9	GND		Ground pin for RTC digital core and RTC oscillator power supply.
V <sub>SSA_ANA</sub>	B10			
V <sub>SSA_ANA</sub>	B14	GND		Ground pins for power management (POR & Bandgap circuits) and 10-bit SAR ADC

I = Input, O = Output, Z = High impedance, S = Supply voltage, GND = Ground, A = Analog signal IPD = Internal pulldown, IPU = Internal pullup. For more detailed information on pullup/pulldown resistors and situations where external pullup/pulldown resistors are required, see Section 4.8.1, *Pullup/Pulldown Resistors*. Specifies the operating I/O supply voltage for each signal



#### 3.6 Device Support

#### 3.6.1 Development Support

TI offers an extensive line of development tools for the TMS320C55x DSP platform, including tools to evaluate the performance of the processors, generate code, develop algorithm implementations, and fully integrate and debug software and hardware modules. The tool's support documentation is electronically available within the Code Composer Studio™ Integrated Development Environment (IDE).

The following products support development of TMS320C55x fixed-point DSP-based applications:

#### **Software Development Tools:**

Code Composer Studio™ Integrated Development Environment (IDE): Version 3.3 or later C/C++/Assembly Code Generation, and Debug plus additional development tools Scalable, Real-Time Foundation Software (DSP/BIOS™ Version 5.32.03 or later), which provides the basic run-time target software needed to support any DSP application.

#### **Hardware Development Tools:**

Extended Development System (XDS™) Emulator

For a complete listing of development-support tools for the TMS320C55x DSP platform, visit the Texas Instruments web site on the Worldwide Web at <a href="http://www.ti.com">http://www.ti.com</a> uniform resource locator (URL). For information on pricing and availability, contact the nearest TI field sales office or authorized distributor.



# 3.6.2 Device and Development-Support Tool Nomenclature

To designate the stages in the product development cycle, TI assigns prefixes to the part numbers of all DSP devices and support tools. Each DSP commercial family member has one of three prefixes: TMX, TMP, or TMS (e.g.,TMX320VC5505ZCH). Texas Instruments recommends two of three possible prefix designators for its support tools: TMDX and TMDS. These prefixes represent evolutionary stages of product development from engineering prototypes (TMX/TMDX) through fully qualified production devices/tools (TMS/TMDS).

Device development evolutionary flow:

TMX Experimental device that is not necessarily representative of the final device's electrical

specifications.

TMP Final silicon die that conforms to the device's electrical specifications but has not completed

quality and reliability verification.

**TMS** Fully-qualified production device.

Support tool development evolutionary flow:

**TMDX** Development-support product that has not yet completed Texas Instruments internal

qualification testing.

**TMDS** Fully qualified development-support product.

TMX and TMP devices and TMDX development-support tools are shipped against the following disclaimer:

"Developmental product is intended for internal evaluation purposes."

TMS devices and TMDS development-support tools have been characterized fully, and the quality and reliability of the device have been demonstrated fully. TI's standard warranty applies.

Predictions show that prototype devices (TMX or TMP) have a greater failure rate than the standard production devices. Texas Instruments recommends that these devices not be used in any production system because their expected end-use failure rate still is undefined. Only qualified production devices are to be used.

TI device nomenclature also includes a suffix with the device family name. This suffix indicates the package type (for example, ZCH), and the temperature range (for example, "Blank" is the commercial temperature range).

Figure 3-3 provides a legend for reading the complete device name for any DSP platform member.




Figure 3-3. TMS320VC5505 Device Nomenclature



# 4 Device Configuration

# 4.1 System Registers

The system registers are used to configure the device and monitor its status. Brief descriptions of the various system registers are shown in Table 4-1.

Table 4-1. Idle Control, Status, and System Registers

CPU WORD ADDRESS	ACRONYM	Register Description	COMMENTS
0001h	ICR	Idle Control Register	
0002h	ISTR	Idle Status Register	
1C00h	EBSR	External Bus Selection Register	see Section 4.6.1 of this document.
1C02h	PCGCR1	Peripheral Clock Gating Control Register 1	
1C03h	PCGCR2	Peripheral Clock Gating Control Register 2	
1C04h	PSRCR	Peripheral Software Reset Counter Register	
1C05h	PRCR	Peripheral Reset Control Register	
1C14h	TIAFR	Timer Interrupt Aggregation Flag Register	
1C16h	ODSCR	Output Drive Strength Control Register	
1C17h	PDINHIBR1	Pull-Down Inhibit Register 1	
1C18h	PDINHIBR2	Pull-Down Inhibit Register 2	
1C19h	PDINHIBR3	Pull-Down Inhibit Register 3	
1C1Ah	DMA0CESR1	DMA0 Channel Event Source Register 1	
1C1Bh	DMA0CESR2	DMA0 Channel Event Source Register 2	
1C1Ch	DMA1CESR1	DMA1 Channel Event Source Register 1	
1C1Dh	DMA1CESR2	DMA1 Channel Event Source Register 2	
1C26h	ECDR	EMIF Clock Divider Register	
1C28h	RAMSLPMDCNTLR1	RAM Sleep Mode Control Register 1	
1C2Eh	RAMSLPMDCNTLR2	RAM Sleep Mode Control Register 2	
1C30h	DMAIFR	DMA Interrupt Flag Register	
1C31h	DMAIER	DMA Interrupt Enable Register	
1C32h	USBSCR	USB System Control Register	
1C33h	ESCR	EMIF System Control Register	
1C36h	DMA2CESR1	DMA2 Channel Event Source Register 1	
1C37h	DMA2CESR2	DMA2 Channel Event Source Register 2	
1C38h	DMA3CESR1	DMA3 Channel Event Source Register 1	
1C39h	DMA3CESR2	DMA3 Channel Event Source Register 2	
1C3Ah	CLKSTOP	Peripheral Clock Stop Request/Acknowledge Register	
7004h	USBLDOCNTL	USB LDO Control Register	[Not Supported]

www ti com

#### 4.2 Power Considerations

The VC5505 provides several means of managing power consumption.

To minimize power consumption, the VC5505 divides its circuits into eight main isolated supply domains:

- ANA\_LDOI (LDO and Bandgap Power Supply)
- Analog POR and PLL (V<sub>DDA\_ANA</sub> and V<sub>DDA\_PLL</sub>)
- RTC (CV<sub>DD RTC</sub>)
- Digital Core (CV<sub>DD</sub>)
- USB Core (USB\_ V<sub>DD1P3</sub> and USB\_V<sub>DDA1P3</sub>)
- USB PHY and USB PLL (USB\_V<sub>DDOSC</sub>, USB\_V<sub>DDA3P3</sub>, and USB\_V<sub>DDPLL</sub>)
- EMIF I/O (DV<sub>DDEMIF</sub>)
- RTC I/O (DV<sub>DDRTC</sub>)
- Rest of the I/O (DV<sub>DDIO</sub>)

# 4.2.1 LDO Configuration

The VC5505 includes one Low-Dropout Regulator (LDO) which can be used to regulate the supplies of the analog PLL and SAR ADC.

#### 4.2.1.1 Analog LDO

The ANA\_LDOI pin (B12) provides the power to the Analog LDO, the bandgap reference generator, and some I/O input pins and can range from 1.8 V to 3.6 V. The Bandgap provides accurate voltage and current references to the POR, LDO, PLL, and SAR; therefore, for proper device operation, power **must** always be applied to the ANA\_LDOI pin. ANA\_LDOO is regulated to 1.3 V and can optionally be used to provide up to 3 mA to the  $V_{DDA\_ANA}$  (Power Management Voltage Supervisor and SAR  $V_{DD}$  power inputs) and  $V_{DDA\_PLL}$  (System PLL power input).

#### 4.3 Clock Considerations

The system clock, which is used by the CPU and most of the DSP peripherals, is controlled by the system clock generator. The system clock generator features a software-programmable PLL multiplier and several dividers. The clock generator accepts an input reference clock from the CLKIN pin or the output clock of the 32.768-KHz real-time clock (RTC) oscillator. The selection of the input reference clock is based on the state of the CLK\_SEL pin. The CLK\_SEL pins is required to be statically tied high or low and cannot change dynamically after reset.

In addition, the DSP requires a reference clock for USB applications. The USB reference clock is generated using a dedicated on-chip oscillator with a 12-MHz external crystal connected to the USB\_MXI and USB\_MXO pins.

The USB reference clock is not required if the USB peripheral is not being used. To completely disable the USB oscillator, connect the USB\_MXI pin to ground ( $V_{SS}$ ) and leave the USB\_MXO pin unconnected. The USB oscillator power pins (USB\_ $V_{DDOSC}$  and USB\_ $V_{SSOSC}$ ) should also be connected to ground.

The RTC oscillator generates a clock when a 32.768-KHz crystal is connected to the RTC\_XI and RTC\_XO pins. The 32.768-KHz crystal can be disabled if CLKIN is used as the clock source for the DSP. However, when the RTC oscillator is disabled, the RTC peripheral will not operate and the RTC registers (I/O address range 1900h – 197Fh) will not be accessible. This includes the RTC power management register (RTCPMGT) which controls the RTCLKOUT and WAKEUP pins. To disable the RTC oscillator, connect the RTC\_XI pin to CV\_DRTC and the RTC\_XO pin to ground.

For more information on crystal specifications for the RTC oscillator and the USB oscillator, see Section 6.4, External Clock Input From RTC\_XI, CLKIN, and USB\_MXI Pins.



# 4.3.1 Clock Configurations After Device Reset

After reset, the on-chip Bootloader programs the system clock generator based on the input clock selected via the CLK\_SEL pin. If CLK\_SEL = 0, the Bootloader programs the system clock generator and sets the system clock to 12.288 MHz (multiply the 32.768-kHz RTC oscillator clock by 375). If CLK\_SEL = 1, the Bootloader bypasses the system clock generator altogether and the system clock is driven by the CLKIN pin. In this case, the CLKIN frequency is expected to be 11.2896 MHz, 12.0 MHz, or 12.288 MHz. While the bootloader tries to boot from the USB (currently not supported), the clock generator will be programmed to output approximately 36 MHz.

#### 4.3.1.1 Device Clock Frequency

After the boot process is complete, the user is allowed to re-program the system clock generator to bring the device up to the desired clock frequency and the desired peripheral clock state (clock gating or not). The user must adhere to various clock requirements when programming the system clock generator. For more information, see Section 6.5, Clock PLLs.

**Note:** The on-chip Bootloader allows for DSP registers to be configured during the boot process. However, this feature *must not* be used to change the output frequency of the system clock generator during the boot process. Timer0 is also used by the bootloader to allow for 200 ms of BG\_CAP settling time. The bootloader register modification feature *must not* modify the Timer0 registers.

# 4.3.1.2 Peripheral Clock State

The clock and reset state of each of peripheral is controlled through a set of system registers. The peripheral clock gating control registers (PCGCR1 and PCGCR2) are used to enable and disable peripheral clocks. The peripheral software reset counter register (PSRCR) and the peripheral reset control register (PRCR) are used to assert and deassert peripheral reset signals.

At hardware reset, all of the peripheral clocks are off to conserve power. After hardware reset, the DSP boots via the bootloader code in ROM. During the boot process, the bootloader queries each peripheral to determine if it can boot from that peripheral. At that time, the individual peripheral clocks will be enabled for the query and then disabled again when the bootloader is finished with the peripheral. By the time the bootloader releases control to the user code, all peripheral clocks will be off and all domains in the ICR, except the CPU domain, will be idled.

#### 4.3.1.3 USB Oscillator Control

The USB oscillator is controlled through the USB system control register (USBSCR). To enable the oscillator, the USBOSCDIS and USBOSCBIASDIS bits must be cleared to 0. The user must wait until the USB oscillator stabilizes before proceeding with the USB configuration. The USB oscillator stabilization time is 100  $\mu$ s, typically with a 10 ms maximum (**Note:** the startup time is highly dependent on the ESR and capacitive load on the crystal).



# 4.4 Boot Sequence

The boot sequence is a process by which the device's memory is loaded with program and data sections from external flash memory, and by which some of the device's internal registers are programmed with predetermined values. The boot sequence is started automatically after each device reset. For more details on device reset, see Section 6.7, Reset.

There are several methods by which the memory and register initialization can take place. Each of these methods is referred to as a boot mode. At reset, the device cycles through different boot modes until a valid boot signature is found (see Figure 4-1). For more information on the boot modes supported, see Section 4.4.1, Boot Modes.

The VC5505 Bootloader follows the following steps as shown in Figure 4-1

- 1. Immediately after reset, the CPU fetches the reset vector from 0xFFFF00. MP/MC is 0 by default, so 0xFFFF00 is mapped to internal ROM. The PLL is in bypass mode.
- 2. Set CLKOUT slew rate control to slow slew rate.
- 3. Idle all peripherals, MPORT and HWA.
- 4. If CLK\_SEL = 0, the Bootloader powers up the PLL and sets its output frequency to 12.288 MHz (with a 375x multiplier using VP = 749, VS = 0, input divider disabled, output divide-by-2 enabled, and output divider enabled with VO = 0). If CLK\_SEL = 1, the Bootloader keeps the PLL bypassed.
- 5. Apply manufacturing trim to the bandgap references.
- 6. Disable CLKOUT.
- 7. Set Register Configuration, if present in boot image.
- 8. Test for NOR boot on all asynchronous CS spaces (EM\_CS[2:5]) with 16-bit access:
  - (a) Check the first 2 bytes read from boot signature.
  - (b) If the boot signature is not valid, go to step 9.
  - (c) Attempt NOR boot, go to step 17.
- 9. Test for NAND boot on all asynchronous CS spaces (EM\_CS[2:5]) with 8-bit access:
  - (a) Check the first 2 bytes read from boot table for a boot signature match.
  - (b) If the boot signature is not valid, go to step 10.
  - (c) Attempt NAND boot, go to step 17.
- 10. Test for SPI EEPROM boot on SPI\_CS[0] with 500-KHz clock rate and for Parallel Port Mode on External bus Selection Register set to 5, then set to 6:
  - (a) Check the first 2 bytes read from boot table for a boot signature match.
  - (b) If the boot signature is not valid, go to step 11.
  - (c) Attempt SPI EEPROM boot, go to step 17.
- 11. Test for I2C EEPROM boot with a 7-bit slave address 0x50 and 400-kHz clock rate.
  - (a) Check the first 2 bytes read from boot table for a boot signature match.
  - (b) If the boot signature is not valid, go to step 12.
  - (c) Attempt I2C EEPROM boot, go to step 17.
- 12. Test for MMC/SD boot --- MMC/SD boot is not supported.
- 13. Set the PLL output to approximately 36 MHz. If CLK\_SEL = 1, CLKIN multiplied by 3x, ; if CLK\_SEL = 0, CLKIN is multiplied by 1125x.
- 14. Test for UART boot --- UART boot is not supported.
- 15. Test for USB boot --- USB boot is not supported.
- 16. If the boot signature is *not* valid, then go back to step 14 and repeat.
- 17. Enable TIMER0 to start counting 200 ms.
- 18. Ensure a minimum of 200 ms has elapsed since step 17 before proceeding to execute the bootloaded
- 19. Jump to the entry point specified in the boot image.






Figure 4-1. Bootloader Software Architecture

#### 4.4.1 Boot Modes

The VC5505 DSP supports the following boot modes in the following device order: NOR Flash, NAND Flash, 16-bit SPI EEPROM, and I2C EEPROM. The boot mode is determined by checking for a valid boot signature on each supported boot device. The first boot device with a valid boot signature will be used to load and execute the user code. If none of the supported boot devices have a valid boot signature, the Bootloader goes into an endless loop checking the unsupported UART and USB boot modes and the device must be reset to look for another valid boot image in the supported boot modes.

#### 4.4.2 Boot Configuration

After reset, the on-chip Bootloader programs the system clock generator based on the input clock selected via the CLK\_SEL pin. If CLK\_SEL = 0, the Bootloader programs the system clock generator and sets the system clock to 12.288 MHz (multiply the 32.768-KHz RTC oscillator clock by 375). If CLK\_SEL = 1, the Bootloader bypasses the system clock generator altogether and the system clock is driven by the CLKIN pin.



#### Note:

- When CLK\_SEL =1, the CLKIN frequency is expected to be 11.2896 MHz, 12.0 MHz, or 12.288 MHz.
- The on-chip Bootloader allows for DSP registers to be configured during the boot process. However,
  this feature must not be used to change the output frequency of the system clock generator during the
  boot process. Timer0 is also used by the bootloader to allow for 200 ms of BG\_CAP settling time. The
  bootloader register modification feature *must not* modify the Timer0 registers.

At hardware reset, all of the peripheral clocks are "off" to conserve power. After hardware reset, the DSP boots via the bootloader code in ROM. During the boot process, the bootloader queries each peripheral to determine if it can boot from that peripheral. At that time, the individual peripheral clocks will be enabled for the query and then disabled again when the bootloader is finished with the peripheral. By the time the bootloader releases control to the user code, all peripheral clocks will be "off" and all domains in the ICR, except the CPU domain, will be idled.

# 4.4.3 DSP Resources Used By the Bootloader

The Bootloader uses SARAM block 31 for the storing of temporary data. This block of memory is reserved during the boot process. However, after the boot process is complete, it can be used by the user application.



# 4.5 Configurations at Reset

Some device configurations are determined at reset. The following subsections give more details.

#### 4.5.1 Device and Peripheral Configurations at Device Reset

Table 4-2 summarizes the device boot and configuration pins that are required to be statically tied high, tied low, or left unconnected during device operation. For proper device operation, a device reset should be initiated after changing any of these pin functions.

Table 4-2. Default Functions Affected by Device Configuration Pins

CONFIGURATION PINS	SIGNAL NO.	IPU/IPD	FUNCTIONAL DESCRIPTION
DSP_LDO_EN	D12	_	[Not supported on this device. Reserved for compatibility with future devices]. For proper device operation, this pin $\textit{must}$ be connected to ground (VSS). For future device family pin compatibility, board designs should have this pin layout with a zero- $\Omega$ resistor to ANA_LDOI and a zero- $\Omega$ resistor to ground. For VC5505 , only the zero- $\Omega$ resistor to ground should be populated.
DSP_LDO_V	D13	<del>-</del>	[Not supported on this device. Reserved for compatibility with future devices]. For proper device operation, this pin must be connected to the same supply as the ANA_LDOI pin (B12). For future device family pin compatibility, board designs should have this pin layout with a zero- $\Omega$ resistor to ANA_LDOI and a zero- $\Omega$ resistor to ground. For VC5505 , only the zero- $\Omega$ resistor to ANA_LDOI should be populated.
CLK_SEL	C7	_	Clock input select.  0 = 32-KHz on-chip oscillator drives the RTC timer and the DSP clock generator while CLKIN is ignored.  1 = CLKIN drives the DSP clock generator and the 32-KHz on-chip oscillator drives only the RTC timer.  This pin is <i>not</i> allowed to change during device operation; it <i>must</i> be tied high or low at the board.

For proper device operation, external pullup/pulldown resistors may be required on these device configuration pins. For discussion situations where external pullup/pulldown resistors are required, see Section 4.8.1, *Pullup/Pulldown Resistors*.

This device also has RESERVED pins that need to be configured correctly for proper device operation (statically tied high, tied low, or left unconnected at all times). For more details on these pins, see Table 3-20, Reserved and No Connects Terminal Functions.

# 4.6 Configurations After Reset

The following sections provide details on configuring the device after reset. Multiplexed pin functions are selected by software after reset. For more details on multiplexed pin function control, see Section 4.7, *Multiplexed Pin Configurations*.

#### 4.6.1 External Bus Selection Register (EBSR)


The External Bus Selection Register (EBSR) determines the mapping of the LCD controller, I2S2, I2S3, UART, SPI, and GPIO signals to 21 signals of the external parallel port pins. It also determines the mapping of the I2S or MMC/SD ports to serial port 1 pins and serial port 2 pins. The EBSR register is located at port address 0x1C00. Once the bit fields of this register are changed, the routing of the signals takes place on the next CPU clock cycle.



Additionally, the EBSR controls the function of the upper bits of the EMIF address bus. Pins EM\_A[20:15] can be individually configured as GPIO pins through the Axx\_MODE bits. When Axx\_MODE = 1, the  $EM_A[xx]$  pin functions as a GPIO pin. When  $Axx_MODE = 0$ , the  $EM_A[xx]$  pin retains its EMIF functionality.

Before modifying the values of the external bus selection register, you must clock gate all affected peripherals through the Peripheral Clock Gating Control Register. After the external bus selection register has been modified, you must reset the peripherals before using them through the Peripheral Software Reset Counter Register.

After the boot process is complete, the external bus selection register must be modified only once, during device configuration. Continuously switching the EBSR configuration is not supported.



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Figure 4-2. External Bus Selection Register (EBSR) [1C00h]

#### Table 4-3. EBSR Register Bit Descriptions

BIT	NAME	DESCRIPTION
15	RESERVED	Reserved. Read-only, writes have no effect.
14:12	PPMODE	Parallel Port Mode Control Bits. These bits control the pin multiplexing of the LCD Controller, SPI, UART, I2S2, I2S3, and GP[31:27, 20:18] pins on the parallel port. For more details, see Table 4-4, LCD Controller, SPI, UART, I2S2, I2S3, and GP[31:27, 20:18] Pin Multiplexing.  000 = Mode 0 (16-bit LCD Controller). All 21 signals of the LCD Bridge module are routed to the 21 external signals of the parallel port.  001 = Mode 1 (SPI, GPIO, UART, and I2S2). 7 signals of the SPI module, 6 GPIO signals, 4 signals of the UART module and 4 signals of the I2S2 module are routed to the 21 external signals of the parallel port.  010 = Mode 2 (8-bit LCD Controller and GPIO). 8-bits of pixel data of the LCD Controller module and 8 GPIO are routed to the 21 external signals of the parallel port.  011 = Mode 3 (8-bit LCD Controller, SPI, and I2S3). 8-bits of pixel data of the LCD Controller module, 4 signals of the SPI module, and 4 signals of the I2S3 module are routed to the 21 external signals of the parallel port.  100 = Mode 4 (8-bit LCD Controller, I2S2, and UART). 8-bits of pixel data of the LCD Controller module, 4 signals of the I2S2 module, and 4 signals of the UART module are routed to the 21 external signals of the parallel port.  101 = Mode 5 (8-bit LCD Controller, SPI, and UART). 8-bits of pixel data of the LCD Controller module, 4 signals of the SPI module, and 4 signals of the UART module are routed to the 21 external signals of the SPI module, and 4 signals of the UART module are routed to the 21 external signals of the SPI module, and GPIO). 7 signals of the SPI module, 4 signals of the I2S2 module, 4 signals of the I2S3, and GPIO). 7 signals of the SPI module, 4 signals of the I2S2 module, 4 signals of the I2S3, and GPIO). 7 signals of the SPI module, 4 signals of the I2S2 module, 4 signals of the I2S3, and GPIO). 7 signals of the SPI module, 4 signals of the I2S2 module, 4 signals of the I2S3 module, and 6 GPIO are routed to the 21 external signals of the I2S2 module, and 6 GPIO are routed to the 21 exte
11:10	SP1MODE	Serial Port 1 Mode Control Bits. The bits control the pin multiplexing of the MMC1, I2S1, and GPIO pins on serial port 1. For more details, see Table 4-5, MMC1, I2S1, and GP[11:6] Pin Multiplexing. 00 = Mode 0 (MMC/SD1). All 6 signals of the MMC/SD1 module are routed to the 6 external signals of the serial port 1.  01 = Mode 1 (I2S1 and GP[11:10]). 4 signals of the I2S1 module and 2 GP[11:10] signals are routed to the 6 external signals of the serial port 1.  10 = Mode 2 (GP[11:6]). 6 GPIO signals (GP[11:6]) are routed to the 6 external signals of the serial port 1.  11 = Reserved.



# Table 4-3. EBSR Register Bit Descriptions (continued)

BIT	NAME	DESCRIPTION
9:8	SP0MODE	Serial Port 0 Mode Control Bits. The bits control the pin multiplexing of the MMC0, I2S0, and GPIO pins on serial port 0. For more details, see Section 4.7.1.3, MMC0, I2S0, and GP[5:0] Pin Multiplexing.  00 = Mode 0 (MMC/SD0). All 6 signals of the MMC/SD0 module are routed to the 6 external signals of the serial port 0.  01 = Mode 1 (I2S0 and GP[5:0]). 4 signals of the I2S0 module and 2 GP[5:4] signals are routed to the 6 external signals of the serial port 0.  10 = Mode 2 (GP[5:0]). 6 GPIO signals (GP[5:0]) are routed to the 6 external signals of the serial port 0.  11 = Reserved.
7	RESERVED	Reserved. Read-only, writes have no effect.
6	RESERVED	Reserved. Read-only, writes have no effect.
5	A20_MODE	A20 Pin Mode Bit. This bit controls the pin mulitplexing of the EMIF address 20 (EM_A[20]) and general-purpose input/output pin 26 (GP[26]) pin functions.  0 = Pin function is EMIF address pin 20 (EM_A[20]).  1 = Pin function is general-purpose input/output pin 26 (GP[26]).
4	A19_MODE	A19 Pin Mode Bit. This bit controls the pin mulitplexing of the EMIF address 19 (EM_A[19]) and general-purpose input/output pin 25 (GP[25]) pin functions.  0 = Pin function is EMIF address pin 19 (EM_A[19]).  1 = Pin function is general-purpose input/output pin 25 (GP[25]).
3	A18_MODE	A18 Pin Mode Bit. This bit controls the pin mulitplexing of the EMIF address 18 (EM_A[18]) and general-purpose input/output pin 24 (GP[24]) pin functions.  0 = Pin function is EMIF address pin 18 (EM_A[18]).  1 = Pin function is general-purpose input/output pin 24 (GP[24]).
2	A17_MODE	A17 Pin Mode Bit. This bit controls the pin mulitplexing of the EMIF address 17 (EM_A[17]) and general-purpose input/output pin 23 (GP[23]) pin functions. For more details, see Table 4-6, EM_A[20:16] and GP[26:21] Pin Multiplexing.  0 = Pin function is EMIF address pin 17 (EM_A[17]).  1 = Pin function is general-purpose input/output pin 23 (GP[23]).
1	A16_MODE	A16 Pin Mode Bit. This bit controls the pin mulitplexing of the EMIF address 16 (EM_A[16]) and general-purpose input/output pin 22 (GP[22]) pin functions. For more details, see Table 4-6, EM_A[20:16] and GP[26:21] Pin Multiplexing.  0 = Pin function is EMIF address pin 16 (EM_A[16]).  1 = Pin function is general-purpose input/output pin 22 (GP[22]).
0	A15_MODE	A15 Pin Mode Bit. This bit controls the pin mulitplexing of the EMIF address 15 (EM_A[15]) and general-purpose input/output pin 21 (GP[21]) pin functions. For more details, see Table 4-6, <i>EM_A[20:16] and GP[26:21] Pin Multiplexing.</i> 0 = Pin function is EMIF address pin 15 (EM_A[15]).  1 = Pin function is general-purpose input/output pin 21 (GP[21]).

# 4.6.2 EMIF and USB System Control Registers (ESCR and USBSCR) [1C33h and 1C32h]

After reset, by default, the CPU performs 16-bit accesses to the EMIF and USB registers and data space. To perform 8-bit accesses to the EMIF data space, the user must set the BYTEMODE bits to 01b for the "high byte" or 10b for the "low byte" in the EMIF System Control Register (ESCR). Similarly, the BYTEMODE bits in the USB System Control Register (USBSCR) must also be configured for byte access.

# 4.6.3 Peripheral Clock Gating Control Registers (PCGCR1 and PCGCR2) [1C02h and 1C03h]

After hardware reset, all of the peripheral clocks are "off" to conserve power. Then, the DSP executes the on-chip bootloader from ROM. As the bootloader executes, it selectively enables the clock of the peripheral being queried for a valid boot. If a valid boot source is not found, the bootloader disables the clock to that peripheral and moves on to the next peripheral in the boot order. After the boot process is complete, the peripheral clocks will be off and all domains in the ICR, except the CPU domain, will be idled (this includes the MPORT and HWA). The user must enable the clocks to the peripherals and CPU ports that are going to be used. The peripheral clock gating control registers (PCGCR1 and PCGCR2) are used to enable and disable the peripheral clocks.



# 4.6.4 Pull-up/Pull-down Inhibit Registers (PDINHIBR1/2/3) [1C17h, 1C18h, and 1C19h, respectively]

Each internal pullup and pulldown (IPU/IPD) resistor on the VC5505 DSP, except for the IPD on TRST, can be individually controlled through the IPU/IPD registers (PDINHIBR1 [1C17h], PDINHIBR2 [1C18h], and PDINHIBR3 [1C19h]). To minimize power consumption, internal pullup or pulldown resistors should be disabled in the presence of an external pullup or pulldown resistor or external driver. Section 4.8.1, Pullup/Pulldown Resistors, describes other situations in which an pullup and pulldown resistors are required.

# 4.6.5 Output Slew Rate Control Register (OSRCR) [1C16h]

To provide the lowest power consumption setting, the DSP has configurable slew rate control on the EMIF and CLKOUT output pins. The output slew rate control register (OSRCR) is used to set a subset of the device I/O pins to either fast or slow slew rate. The slew rate feature is implemented by staging/delaying turn-on times of the parallel p-channel drive transistors and parallel n-channel drive transistors of the output buffer. In the slow slew rate configuration, the delay is longer, but ultimately the same number of parallel transistors are used to drive the output high or low. Thus, the drive strength is ultimately the same strength. The slower slew rate control can be used for power savings and has the greatest effect at lower VDD\_IO voltages.



# 4.7 Multiplexed Pin Configurations

The VC5505 DSP uses pin multiplexing to accommodate a larger number of peripheral functions in the smallest possible package, providing the ultimate flexibility for end applications. The external bus selection register (EBSR) controls all the pin multiplexing functions on the device.

# 4.7.1 Pin Multiplexing Details

This section discusses how to program the external bus selection register (EBSR) to select the desired peripheral functions and pin muxing. See the individual pin mux sections for pin muxing details for a specific muxed pin. After changing any of the pin mux control registers, it will be necessary to reset the peripherals that are affected.

# 4.7.1.1 LCD Controller, SPI, UART, I2S2, I2S3, and GP[31:27, 20:18] Pin Multiplexing [EBSR.PPMODE Bits]

The LCD Controller, SPI, UART, I2S2, I2S3, and GPIO signal muxing is determined by the value of the PPMODE bit fields in the External Bus Selection Register (EBSR) register. For more details on the actual pin functions, see Table 4-4.

Copyright © 2009–2010, Texas Instruments Incorporated

www.ti.com

# Table 4-4. LCD Controller, SPI, UART, I2S2, I2S3, and GP[31:27, 20:18] Pin Multiplexing

PDINHIBR3		EBSR PPMODE BITS							
REGISTER BIT	PIN MUX SIGNAL NAME	MODE 0	MODE 1	MODE 2	MODE 3	MODE 4	MODE 5	MODE 6	
FIELDS <sup>(1)</sup>	SIGNAL NAME	000	001	010	011	100	101	110	
	LCD_EN_RDB/SPI_CLK	LCD_EN_RDB	SPI_CLK	LCD_EN_RDB	LCD_EN_RDB	LCD_EN_RDB	LCD_EN_RDB	SPI_CLK	
	LCD_D[0]/SPI_RX	LCD_D[0]	SPI_RX	LCD_D[0]	LCD_D[0]	LCD_D[0]	LCD_D[0]	SPI_RX	
	LCD_D[1]/SPI_TX	LCD_D[1]	SPI_TX	LCD_D[1]	LCD_D[1]	LCD_D[1]	LCD_D[1]	SPI_TX	
P2PD	LCD_D[2]/GP[12]	LCD_D[2]	GP[12]	LCD_D[2]	LCD_D[2]	LCD_D[2]	LCD_D[2]	GP[12]	
P3PD	LCD_D[3]/GP[13]	LCD_D[3]	GP[13]	LCD_D[3]	LCD_D[3]	LCD_D[3]	LCD_D[3]	GP[13]	
P4PD	LCD_D[4]/GP[14]	LCD_D[4]	GP[14]	LCD_D[4]	LCD_D[4]	LCD_D[4]	LCD_D[4]	GP[14]	
P5PD	LCD_D[5]/GP[15]	LCD_D[5]	GP[15]	LCD_D[5]	LCD_D[5]	LCD_D[5]	LCD_D[5]	GP[15]	
P6PD	LCD_D[6]/GP[16]	LCD_D[6]	GP[16]	LCD_D[6]	LCD_D[6]	LCD_D[6]	LCD_D[6]	GP[16]	
P7PD	LCD_D[7]/GP[17]	LCD_D[7]	GP[17]	LCD_D[7]	LCD_D[7]	LCD_D[7]	LCD_D[7]	GP[17]	
P8PD	LCD_D[8]/I2S2_CLK/GP[18]/SPI_CLK	LCD_D[8]	I2S2_CLK	GP[18]	SPI_CLK	I2S2_CLK	SPI_CLK	I2S2_CLK	
P9PD	LCD_D[9]/I2S2_FS/GP[19]/SPI_CS0	LCD_D[9]	12S2_FS	GP[19]	SPI_CS0	I2S2_FS	SPI_CS0	I2S2_FS	
P10PD	LCD_D[10]/I2S2_RX/GP[20]/SPI_RX	LCD_D[10]	I2S2_RX	GP[20]	SPI_RX	I2\$2_RX	SPI_RX	I2S2_RX	
P11PD	LCD_D[11]/I2S2_DX/GP[27]/SPI_TX	LCD_D[11]	I2S2_DX	GP[27]	SPI_TX	I2\$2_DX	SPI_TX	12S2_DX	
P12PD	LCD_D[12]/UART_RTS/GP[28]/I2S3_CLK	LCD_D[12]	UART_RTS	GP[28]	I2S3_CLK	UART_RTS	UART_RTS	I2S3_CLK	
P13PD	LCD_D[13]/UART_CTS/GP[29]/I2S3_FS	LCD_D[13]	UART_CTS	GP[29]	I2S3_FS	UART_CTS	UART_CTS	12S3_FS	
P14PD	LCD_D[14]/UART_RXD/GP[30]/I2S3_RX	LCD_D[14]	UART_RXD	GP[30]	I2\$3_RX	UART_RXD	UART_RXD	I2S3_RX	
P15PD	LCD_D[15]/UART_TXD/GP[31]/I2S3_DX	LCD_D[15]	UART_TXD	GP[31]	I2\$3_DX	UART_TXD	UART_TXD	12S3_DX	
	LCD_CS0_E0/SPI_CS0	LCD_CS0_E0	SPI_CS0	LCD_CS0_E0	LCD_CS0_E0	LCD_CS0_E0	LCD_CS0_E0	SPI_CS0	
	LCD_CS1_E1/SPI_CS1	LCD_CS1_E1	SPI_CS1	LCD_CS1_E1	LCD_CS1_E1	LCD_CS1_E1	LCD_CS1_E1	SPI_CS1	
	LCD_RW_WRB/SPI_CS2	LCD_RW_WRB	SPI_CS2	LCD_RW_WRB	LCD_RW_WRB	LCD_RW_WRB	LCD_RW_WRB	SPI_CS2	
	LCD_RS/SPI_CS3	LCD_RS	SPI_CS3	LCD_RS	LCD_RS	LCD_RS	LCD_RS	SPI_CS3	

<sup>(1)</sup> The pin mux signals names with PDINHIBR3 register bit field references can have the pulldown resister enabled or disabled via this register.



# 4.7.1.2 MMC1, I2S1, and GP[11:6] Pin Multiplexing [EBSR.SP1MODE Bits]

The MMC1, I2S1, and GPIO signal muxing is determined by the value of the SP1MODE bit fields in the External Bus Selection Register (EBSR) register. For more details on the actual pin functions, see Table 4-5.

Table 4-5. MMC1, I2S1, and GP[11:6] Pin Multiplexing

PDINHIBR1		EBSR SP1MODE BITS				
REGISTER	PIN MUX SIGNAL NAME	MODE 0	MODE 1	MODE 2		
BIT FIELDS <sup>(1)</sup>	OIONAE NAME	00	01	10		
S10PD	MMC1_CLK/I2S1_CLK/GP[6]	MMC1_CLK	I2S1_CLK	GP[6]		
S11PD	MMC1_CMD/l2S1_FS/GP[7]	MMC1_CMD	12S1_FS	GP[7]		
S12PD	MMC1_D0/I2S1_DX/GP[8]	MMC1_D0	12S1_DX	GP[8]		
S13PD	MMC1_D1/I2S1_RX/GP[9]	MMC1_D1	I2S1_RX	GP[9]		
S14PD	MMC1_D2/GP[10]	MMC1_D2	GP[10]	GP[10]		
S15PD	MMC1_D3/GP[11]	MMC1_D3	GP[11]	GP[11]		

<sup>(1)</sup> The pin mux signals names with PDINHIBR1 register bit field references can have the pulldown register enabled or disabled via this register.



# 4.7.1.3 MMC0, I2S0, and GP[5:0] Pin Multiplexing [EBSR.SP0MODE Bits]

The MMC0, I2S0, and GPIO signal muxing is determined by the value of the SP0MODE bit fields in the External Bus Selection Register (EBSR) register. For more details on the actual pin functions, see Table 4-6.

Table 4-6. MMC0, I2S0, and GP[5:0] Pin Multiplexing

PDINHIBR1			EBSR SPOMODE BITS				
REGISTER	PIN MUX SIGNAL NAME	MODE 0	MODE 1	MODE 2			
BIT FIELDS <sup>(1)</sup>	OIONAL NAME	00	01	10			
S00PD	MMC0_CLK/I2S0_CLK/GP[0]	MMC0_CLK	I2S0_CLK	GP[0]			
S01PD	MMC0_CMD/I2S0_FS/GP[1]	MMC0_CMD	I2S0_FS	GP[1]			
S02PD	MMC0_D0/I2S0_DX/GP[2]	MMC0_D0	I2S0_DX	GP[2]			
S03PD	MMC0_D1/I2S0_RX/GP[3]	MMC0_D1	I2S0_RX	GP[3]			
S04PD	MMC0_D2/GP[4]	MMC0_D2	GP[4]	GP[4]			
S05PD	MMC0_D3/GP[5]	MMC0_D3	GP[5]	GP[5]			

<sup>(1)</sup> The pin mux signals names with PDINHIBR1 register bit field references can have the pulldown register enabled or disabled via this register.

# 4.7.1.4 EMIF EM\_A[20:15] and GP[26:21] Pin Multiplexing [EBSR.Axx\_MODE bits]

The EMIF Address and GPIO signal muxing is determined by the value of the A20\_MODE, A19\_MODE, A18\_MODE, A17\_MODE, A16\_MODE, and A15\_MODE bit fields in the External Bus Selection Register (EBSR) register. For more details on the actual pin functions, see Table 4-7.

Table 4-7. EM A[20:16] and GP[26:21] Pin Multiplexing

PIN MUX	Axx_M	ODE BIT
SIGNAL NAME	0	1
EM_A[15]/GP[21]	EM_A[15]	GP[21]
EM_A[16]/GP[22]	EM_A[16]	GP[22]
EM_A[17]/GP[23]	EM_A[17]	GP[23]
EM_A[18]/GP[24]	EM_A[18]	GP[24]
EM_A[19]/GP[25]	EM_A[19]	GP[25]
EM_A[20]/GP[26]	EM_A[20]	GP[26]

# 4.8 Debugging Considerations

# 4.8.1 Pullup/Pulldown Resistors

Proper board design should ensure that input pins to the VC5505 DSP always be at a valid logic level and not floating. This may be achieved via pullup/pulldown resistors. The DSP features internal pullup (IPU) and internal pulldown (IPD) resistors on many (all GPIO) pins to eliminate the need, unless otherwise noted, for external pullup/pulldown resistors.

An external pullup/pulldown resistor needs to be used in the following situations:

- Configuration Pins: An external pullup/pulldown resistor is recommended to set the desired value/state
  (see the configuration pins listed in Table 4-2, Default Functions Affected by Device Configuration
  Pins). Note that some configuration pins must connected directly to ground or to a specific supply
  voltage.
- Other Input Pins: If the IPU/IPD does not match the desired value/state, use an external pullup/pulldown resistor to pull the signal to the opposite rail.



For the configuration pins (listed in Table 4-2, *Default Functions Affected by Device Configuration Pins*), if they are both routed out and 3-stated (not driven), it is strongly recommended that an external pullup/pulldown resistor be implemented. In addition, applying external pullup/pulldown resistors on the configuration pins adds convenience to the user in debugging and flexibility in switching operating modes.

When an external pullup or pulldown resistor is used on a pin, the pin's internal pullup or pulldown resistor should be disabled through the Pull-up/Pull-down Inhibit Registers (PDINHIBR1/2/3) [1C17h, 1C18h, and 1C19h, respectively] to minimize power consumption.

Tips for choosing an external pullup/pulldown resistor:

- Consider the total amount of current that may pass through the pullup or pulldown resistor. Make sure
  to include the leakage currents of all the devices connected to the net, as well as any internal pullup or
  pulldown (IPU/IPD) resistors.
- Decide a target value for the net. For a pulldown resistor, this should be below the lowest VIL level of
  all inputs connected to the net. For a pullup resistor, this should be above the highest VIH level of all
  inputs on the net. A reasonable choice would be to target the VOL or VOH levels for the logic family of
  the limiting device; which, by definition, have margin to the VIL and VIH levels.
- Select a pullup/pulldown resistor with the largest possible value; but, which can still ensure that the net
  will reach the target pulled value when maximum current from all devices on the net is flowing through
  the resistor. The current to be considered includes leakage current plus, any other internal and
  external pullup/pulldown resistors on the net.
- For bidirectional nets, there is an additional consideration which sets a lower limit on the resistance value of the external resistor. Verify that the resistance is small enough that the weakest output buffer can drive the net to the opposite logic level (including margin).
- Remember to include tolerances when selecting the resistor value.
- For pullup resistors, also remember to include tolerances on the DV<sub>DD</sub> rail.

For most systems, a 1-k $\Omega$  resistor can be used to oppose the IPU/IPD while meeting the above criteria. Users should confirm this resistor value is correct for their specific application.

For most systems, a  $20\text{-k}\Omega$  resistor can be used to compliment the IPU/IPD on the configuration pins while meeting the above criteria. Users should confirm this resistor value is correct for their specific application.

For more detailed information on input current ( $I_I$ ), and the low-/high-level input voltages ( $V_{IL}$  and  $V_{IH}$ ) for the VC5505 DSP, see Section 5.3, Electrical Characteristics Over Recommended Ranges of Supply Voltage and Operating Temperature.

For the internal pullup/pulldown resistors for all device pins, see the peripheral/system-specific terminal functions table in this document.

#### 4.8.2 CLKOUT Pin

For debug purposes, the DSP includes a CLKOUT pin which can be used to tap different clocks within the clock generator. The SRC bits of the CLKOUT Control Source Register (CCSSR) can be used to specify the source for the CLKOUT pin.

Note: the bootloader disables the CLKOUT pin via CLKOFF bit in the ST3\_55 CPU register.

For more information on the ST3\_55 CPU register, see the *TMS320C55x 3.0 CPU* Reference Guide (literature number: SWPU073).



# **Device Operating Conditions**

#### **Absolute Maximum Ratings Over Operating Case Temperature Range (Unless** 5.1 Otherwise Noted)<sup>(1)</sup>

<u> </u>		
Supply voltage ranges:	Digital Core (CV <sub>DD</sub> , CV <sub>DDRTC</sub> , USB_V <sub>DD1P3</sub> ) <sup>(2)</sup>	–0.5 V to 1.7 V
	I/O, 1.8 V, 2.5 V, 2.8 V, 3.3 V (DV <sub>DDIO</sub> , DV <sub>DDEMIF</sub> , DV <sub>DDRTC</sub> ) 3.3V USB supplies USB PHY (USB_V <sub>DDOSC</sub> , USB_V <sub>DDPLL</sub> , USB_V <sub>DDA3P3</sub> ) $^{(2)}$	–0.5 V to 4.2 V
	ANA_LDOI	-0.5 V to 4.2 V
	Analog, 1.3 V (V <sub>DDA_PLL</sub> , USB_V <sub>DDA1P3</sub> , V <sub>DDA_ANA</sub> ) <sup>(2)</sup>	–0.5 V to 1.7 V
Input and Output voltage ranges:	$V_{I}$ I/O, All pins with DV <sub>DDIO</sub> or DV <sub>DDEMIF</sub> or USB_V <sub>DDOSC</sub> or USB_V <sub>DDPLL</sub> or USB_V <sub>DDA3P3</sub> as supply source	–0.5 V to 4.2 V
	$\rm V_O$ I/O, All pins with DV_DDIO or DV_DDEMIF or USB_V_DDOSC or USB_V_DDPLL or USB_V_DDA3P3 as supply source	−0.5 V to 4.2 V
	RTC_XI and RTC_XO	–0.5 V to 1.7 V
	V <sub>I</sub> and V <sub>O</sub> , GPAIN[0]	-0.5 V to 4.2 V
	V <sub>I</sub> and V <sub>O</sub> , GPAIN[3:1]	–0.5 V to 1.7 V
	V <sub>O</sub> , BG_CAP	–0.5 V to 1.7 V
	ANA_LDOO	–0.5 V to 1.7 V
Operating case temperature ranges, T <sub>c</sub> :	Commercial Temperature (default)	0°C to 70°C
	Industrial Temperature	-40°C to 85°C
Storage temperature range, T <sub>stg</sub>	(default)	−65°C to 150°C
Device Operating Life	Commercial Temperature (3)	100, 000 POH
Power-On Hours (POH)	Industrial Temperature <sup>(3)</sup>	100, 000 POH

<sup>(1)</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

 <sup>(2)</sup> All voltage values are with respect to V<sub>SS</sub>.
 (3) For devices running with CV<sub>DD</sub> = 1.3 V @ 100 MHz for commercial temperature, the Device Operating Life Power-On Hours are 70, 000 POH of the total POH.

For devices running with  $CV_{DD} = 1.3 \text{ V} \otimes 100 \text{ MHz}$  for industrial temperature, the Device Operating Life Power-On Hours are 17, 000 POH of the total POH.



# 5.2 Recommended Operating Conditions

				MIN	NOM	MAX	UNIT	
	CV	Supply valtage Digital Core	60 MHz	0.998	1.05	1.15	V	
	CV <sub>DD</sub>	Supply voltage, Digital Core	100 MHz	1.24	1.3		V	
	CV <sub>DDRTC</sub>	Supply voltage, RTC and RTC OSC	32.768 KHz	0.998			V	
01/	USB_V <sub>DD1P3</sub>	Supply voltage, Digital USB		1.24	1.3		V	
CV <sub>DD</sub>	USB_V <sub>DDA1P3</sub>	Supply voltage, 1.3 V Analog USB		1.24	1.3		V	
	V <sub>DDA_ANA</sub>	Supply voltage, 1.3 V SAR and Pwr Mgr	nt	1.24	1.3		V	
	$V_{DDA\_PLL}$	Supply voltage, 1.3 V System PLL		1.24	1.3	1.43	V	
	USB_V <sub>DDPLL</sub>	Supply voltage, 3.3 V USB PLL		2.97	3.3	1.15 1.43 1.43 1.43 1.43 1.43 1.43 1.43 1.43	V	
		Supply voltage, I/O, 3.3 V		2.97	3.3	1.43 1.43 1.43 1.43 1.43 1.43 1.43 1.43	V	
	DV <sub>DDIO</sub>	Supply voltage, I/O, 2.8 V		2.52	2.8	1.15 1.43 1.43 1.43 1.43 1.43 1.43 1.43 1.43	V	
	DV <sub>DDEMIF</sub> DV <sub>DDRTC</sub>	Supply voltage, I/O, 2.5 V	Bit Core					
$DV_DD$	BERTO	Supply voltage, I/O, 1.8 V		1.65	1.8	1.43 1.43 1.43 1.43 1.43 3.63 3.63 3.08 2.75 1.98 3.63 3.63 3.63 3.63 0.3* DV <sub>DD</sub>	V	
	USB_V <sub>DDOSC</sub>	Supply voltage, I/O, 3.3 V USB OSC		2.97	3.3	3.63	V	
	USB_V <sub>DDA3P3</sub>	Supply voltage, I/O, 3.3 V Analog USB F	PHY	2.97	3.3	1.15 1.43 1.43 1.43 1.43 1.43 1.43 1.43 1.43	V	
	ANA_LDOI	Supply voltage, Analog Pwr Mgmt and L	DO Input	1.8			V	
	V <sub>SS</sub>	Supply ground, Digital I/O						
	V <sub>SSRTC</sub>	Supply ground, RTC						
	USB_V <sub>SSOSC</sub>	Supply ground, USB OSC						
	USB_V <sub>SSPLL</sub>	Supply ground, USB PLL						
\ /	USB_V <sub>SSA3P3</sub>	Supply ground, 3.3 V Analog USB PHY			0	0	.,	
$V_{SS}$	USB_V <sub>SSA1P3</sub>	Supply ground, USB 1.3 V Analog USB	PHY		U	1.15 1.43 1.43 1.43 1.43 1.43 1.43 1.43 1.43	0 V	
	USB_V <sub>SSREF</sub>	Supply ground, USB Reference Current						
	V <sub>SSA_PLL</sub>	Supply ground, System PLL						
	USB_V <sub>SS1P3</sub>	Supply ground, 1.3 V Digital USB PHY						
	V <sub>SSA_ANA</sub>	Supply ground, SAR and Pwr Mgmt						
V <sub>IH</sub> (1)		High-level input voltage, 3.3, 2.8, 2.5, 1. GPAIN[3:0] pins) (2)	8 V I/O (except	0.7 * DV <sub>DD</sub>		DV <sub>DD</sub> + 0.3	V	
V <sub>IL</sub> (1)		Low-level input voltage, 3.3, 2.8, 2.5, 1.8 GPAIN[3:0] pins) (2)	3 V I/O (except	-0.3		0.3 * DV <sub>DD</sub>	V	
		Input voltage, GPAIN0 pin (3)		-0.3		3.6	V	
$V_{IN}$	Input voltage, GPAIN[3:1] pins			-0.3		$V_{DDA\_ANA} + 0.3$	V	
T <sub>c</sub>				0		70	°C	
-			(Industrial)	-40		85	°C	
		DCD Operating Fraguency (CVCC) I/A)	1.05 V	0		60	MHz	
F <sub>SYSCLK1</sub>		DSP Operating Frequency (SYSCLK1)	1.3 V	0		100	MHz	

<sup>(1)</sup> DV<sub>DD</sub> refers to the pin I/O supply voltage. To determine the I/O supply voltage for each pin, see Section 3.5, Terminal Functions.

<sup>(2)</sup> The I2C pin SDA and SCL do not feature fail-safe I/O buffers. These pin could polentially draw current when the device is powered down. Dues to the fact that different voltage devices can be connected to I2C bus, the level of logic 0 (low) and logic 1 (high) are not fixed and depends on the associated DV<sub>DD</sub>.

<sup>(3)</sup> The GNDON bit in the SARPINCTRL register should be set to "1" before SAR channels 0, 1, or 2 are enabled via the CHSEL bit in the SARCTRL register, when V<sub>IN</sub> greater than V<sub>DDA\_ANA</sub>.



#### Electrical Characteristics Over Recommended Ranges of Supply Voltage and 5.3 **Operating Temperature (Unless Otherwise Noted)**

	PARAMETER	TEST COM	NDITIONS (1)	MIN	TYP	MAX	UNIT
	Full speed: USB_DN and USB_DP <sup>(2)</sup>			2.8		USB_V <sub>DDA3P3</sub>	V
	High speed: USB_DN and USB_DP <sup>(2)</sup>			360		440	mV
V <sub>OH</sub>	High-level output voltage, 3.3, 2.8, 2.5, 1.8 V I/O (except GPAIN[3:0] pins)	IO = I <sub>OH</sub>		0.8 * DV <sub>DD</sub>			V
	High-level output voltage, GPAIN[3:1] pins	IO = I <sub>OH</sub>		0.8 * V <sub>DDA_ANA</sub>			V
	Full speed: USB_DN and USB_DP (2)			0.0		0.3	V
	High speed: USB_DN and USB_DP (2)			-10		10	mV
V <sub>OL</sub>	Low-level output voltage, 3.3, 2.8, 2.5, 1.8V I/O (except I2C and GPAIN[3:0] pins)	IO = I <sub>OL</sub>				0.2 * DV <sub>DD</sub>	V
	Low-level output voltage, I2C pins (3)	$V_{DD} > 2 \text{ V}, I_{O L} = 3 \text{ mA}$		0		0.4	V
	Low-level output voltage, GPAIN[3:0] pins	IO = I <sub>OL</sub>			0.2 * V <sub>DDA_ANA</sub>	V	
		DV <sub>DD</sub> = 3.3 V		162		mV	
$V_{HYS}$	Input hysteresis (4)	$DV_{DD} = 2.5 \text{ V}$			141		mV
		DV <sub>DD</sub> = 1.8 V		122		mV	
$V_{LDO}$	ANA_LDOO voltage			1.24	1.3	1.43	V
I <sub>SD</sub>	ANA_LDO shutdown current <sup>(5)</sup>	ANA_LDOI = V <sub>MIN</sub>		3			mA
		Input only pin, internal pul	-5		+5	μА	
(6)	Input current [DC] (except WAKEUP, I2C, and GPAIN[3:0]	DV <sub>DD</sub> = 3.3 V with interna	l pullup enabled <sup>(7)</sup>		-59 to -161	USB_V <sub>DDA3P3</sub> 440  0.3  10  0.2 * DV <sub>DD</sub> 0.4  0.2 * V <sub>DDA_ANA</sub> 11  11  11  11  11  15  15  16  16  17  18  18  18  18  18  18  18  18  18	μА
I <sub>ILPU</sub> (6)	pins)	DV <sub>DD</sub> = 2.5 V with interna	l pullup enabled <sup>(7)</sup>		-31 to -93		μА
	,	DV <sub>DD</sub> = 1.8 V with interna	l pullup enabled <sup>(7)</sup>		-14 to -44		μА
		Input only pin, internal pul	lldown or pullup disabled	-5		0.3  10  0.2 * DV <sub>DD</sub> 0.4  0.2 * V <sub>DDA_ANA</sub> 1.43  +5	μА
(6)	Input current [DC] (except	DV <sub>DD</sub> = 3.3 V with interna	l pulldown enabled <sup>(7)</sup>		52 to 158	0.3  10  0.2 * DV <sub>DD</sub> 0.4  0.2 * V <sub>DDA_ANA</sub> 1.43  +5	μА
I <sub>IHPD</sub> (6)	WAKEUP, I2C, and GPAIN[3:0] pins	DV <sub>DD</sub> = 2.5 V with interna	l pulldown enabled <sup>(7)</sup>		27 to 83		μА
	·	DV <sub>DD</sub> = 1.8 V with interna	l pulldown enabled <sup>(7)</sup>		11 to 35		μА
I <sub>IH</sub> / I <sub>IL</sub>	Input current [DC], ALL pins	$V_I = V_{SS}$ to $DV_{DD}$ with inte disabled.	rnal pullups and pulldowns	-5		+5	μΑ
		All Pins (except USB, EM GPAIN[3:0] pins)	IF, CLKOUT, and	-4			mA
			DV <sub>DD</sub> = 3.3 V	-6			mA
		EMIF pins	DV <sub>DD</sub> = 1.8 V	-5			mA
1	High-level output current [DC]	OLICOLIT. :	DV <sub>DD</sub> = 3.3 V	-6			mA
I <sub>OH</sub>	i ligit-level output current [DO]	CLKOUT pin	DV <sub>DD</sub> = 1.8 V	-4			mA
		GPAIN[3:1] pins	DV <sub>DD</sub> = V <sub>DDA_ANA</sub> = 1.3 V, External Regulator <sup>(8)</sup>	-4			mA
		(GPAIN0 is open-drain and cannot drive high)	DV <sub>DD</sub> = V <sub>DDA_ANA</sub> = 1.3 V, Internal Regulator <sup>(8)</sup>	-100			μА

For test conditions shown as MIN, MAX, or TYP, use the appropriate value specified in the recommended operating conditions table. The USB I/Os adhere to the Universal Bus Specification Revision 2.0 (USB2.0 spec).

V<sub>DD</sub> is the voltage to which the I2C bus pullup resistors are connected.

Applies to all input pins except WAKEUP, I2C pins, GPAIN[3:0], RTC\_XI, and USB\_MXI. (4)

I<sub>SD</sub> is the amount of current the LDO is ensured to deliver before shutting down to protect itself.

I<sub>I</sub> applies to input-only pins and bi-directional pins. For input-only pins, I<sub>I</sub> indicates the input leakage current. For bi-directional pins, I<sub>I</sub> indicates the input leakage current and off-state (Hi-Z) output leakage current.

Applies only to pins with an internal pullup (IPU) or pulldown (IPD) resistor.

When the ANA\_LDO supplies V<sub>DDA\_ANA</sub>, it is not recommended to use the GPAIN[3:1] signals for general-purpose outputs (driving high). The I<sub>SD</sub> parameter of the ANA\_LDO is too low to drive any realistic load on the GPAIN[3:1] pins while also supplying the PLL through  $V_{DDA\ PLL}$  and the SAR through  $V_{DDA\ ANA}$ .



# Electrical Characteristics Over Recommended Ranges of Supply Voltage and Operating Temperature (Unless Otherwise Noted) *(continued)*


	PARAMETER	TEST C	ONDITIONS (1)	MIN	TYP	MAX	UNIT
		All Pins (except USB, E GPAIN[3:0] pins)	MIF, CLKOUT, and			+4	mA
		EMIE pipo	DV <sub>DD</sub> = 3.3 V			+6	mA
	All Pins (except USB, EMIF, CLKOUT, and GPAIN[3:0] pins)	+5	mA				
l <sub>OL</sub>			+6	mA			
OL	Low level output current [DO]	CLKOUT pin	DV <sub>DD</sub> = 1.8 V			+4	mA
		ODAINIO O	DV <sub>DD</sub> = V <sub>DDA_ANA</sub> = 1.3 V, external regulator			+4	mA
		GPAIN[3:0]			+4 +6 +5 +6 +4 +4 +4 +4 +10 +10 -10 -10 -10 -10 -10 -10 -10 -10 -10 -	mA	
(9)	1/O O#	All Pins (except USB ar	nd GPAIN[3:0])	-10		+10	μА
l <sub>OZ</sub> (9)	I/O Off-state output current	GPAIN[3:0] pins		-10		+10	μА
		Room Temp (25 °C), 75	5% DMAC + 25% ADD		0.22		mW/MHz
		Room Temp (25 °C), 75			0.15		mW/MHz
		Room Temp (25 °C), 75% DMAC + 25% NOP			0.22		mW/MHz
		Room Temp (25 °C), 75% DMAC + 25% NOP			0.14		mW/MHz
		Room Temp (25 °C), H	ardware FFT Accelerator		0.31		mW/MHz
		Room Temp (25 °C), Hardware FFT Accelerator			0.25		mW/MHz
I <sub>CDD</sub>	Core (CV <sub>DD</sub> ) supply current	Room Temp (25 °C), DARAM and SARAM in active			0.44		mW
000		Room Temp (25 °C), D.			0.26		mW
		Room Temp (25 °C), D.	ARAM in retention and		0.40		mW
		Room Temp (25 °C), D	ARAM in retention and		0.23		mW
		Room Temp (25 °C), D.	Master clock disabled, ARAM in active mode and		0.28		mW
			/, Master clock disabled, ARAM in active mode and		0.15		mW
	Analog PLL (V <sub>DDA_PLL</sub> ) supply current	V <sub>DDA_PLL</sub> = 1.37 V Room Temp (25 °C), Pl VCO = 120 MHz	hase detector = 170 kHz,		0.7	1.2	mA
	SAR Analog (V <sub>DDA_ANA</sub> ) supply current	V <sub>DDA_ANA</sub> = 1.37 V, SAF °C)	R clock = 2 MHz, Temp (70			1	mA
Cı	Input capacitance					4	pF
Co	Output capacitance					4	pF

<sup>(9)</sup>  $I_{OZ}$  applies to output-only pins, indicating off-state (Hi-Z) output leakage current.



# 6 Peripheral Information and Electrical Specifications

# 6.1 Parameter Information



NOTE: The data sheet provides timing at the device pin. For output timing analysis, the tester pin electronics and its transmission line effects must be taken into account. A transmission line with a delay of 2 ns can be used to produce the desired transmission line effect. The transmission line is intended as a load only. It is not necessary to add or subtract the transmission line delay (2 ns) from the data sheet timings.

Input requirements in this data sheet are tested with an input slew rate of < 4 Volts per nanosecond (4 V/ns) at the device pin.

# Figure 6-1. 3.3-V Test Load Circuit for AC Timing Measurements

The load capacitance value stated is only for characterization and measurement of AC timing signals. This load capacitance value does not indicate the maximum load the device is capable of driving.

# 6.1.1 1.8-V, 2.5-V, 2.8-V, and 3.3-V Signal Transition Levels

All rise and fall transition timing parameters are referenced to  $V_{IL}$  MAX and  $V_{IH}$  MIN for input clocks,  $V_{OL}$  MAX and  $V_{OH}$  MIN for output clocks.



Figure 6-2. Rise and Fall Transition Time Voltage Reference Levels

# 6.1.2 3.3-V Signal Transition Rates

All timings are tested with an input edge rate of 4 volts per nanosecond (4 V/ns).

# 6.1.3 Timing Parameters and Board Routing Analysis

The timing parameter values specified in this data manual do *not* include delays by board routings. As a good board design practice, such delays must *always* be taken into account. Timing values may be adjusted by increasing/decreasing such delays. TI recommends utilizing the available I/O buffer information specification (IBIS) models to analyze the timing characteristics correctly. To properly use IBIS models to attain accurate timing analysis for a given system, see the *Using IBIS Models for Timing Analysis* application report (literature number <a href="SPRA839">SPRA839</a>). If needed, external logic hardware such as buffers may be used to compensate any timing differences.

# 6.2 Recommended Clock and Control Signal Transition Behavior

All clocks and control signals *must* transition between  $V_{IH}$  and  $V_{IL}$  (or between  $V_{IL}$  and  $V_{IH}$ ) in a monotonic manner.



# 6.3 Power Supplies

The VC5505 includes four core voltag-level supplies ( $CV_{DD}$ ,  $CV_{DDRTC}$ ,  $USB\_V_{DD1P3}$ ,  $USB\_V_{DDA1P3}$ ), and several I/O supplies ( $DV_{DDIO}$ ,  $DV_{DDEMIF}$ ,  $DV_{DDRTC}$ ,  $USB\_V_{DDOSC}$ , and  $USB\_V_{DDA3P3}$ ), as well as several analog supplies ( $ANA\_LDOI$ ,  $V_{DDA\_PLL}$ ,  $V_{DDA\_ANA}$ , and  $USB\_V_{DDPLL}$ ). To ensure proper device operation, a specific power-up sequence must be followed. Some TI power-supply devices include features that facilitate power sequencing—for example, Auto-Track and Slow-Start/Enable features. For more information regarding TI's power management products and suggested devices to power TI DSPs, visit www.ti.com/processorpower.

# 6.3.1 Power-Supply Sequencing

The VC5505 includes four core voltage-level supplies ( $CV_{DD}$ ,  $CV_{DDRTC}$ ,  $USB_{DD1P3}$ ,  $USB_{DD1P3}$ ), and several I/O supplies including— $DV_{DD1O}$ ,  $DV_{DDEMIF}$ ,  $DV_{DDRTC}$ ,  $USB_{DD0SC}$ , and  $USB_{DDA3P3}$ 

For proper device operation, the general power-up sequence requirements can be summarized as ANA\_LDOI and all core-level supplies must come up first, followed by the I/O level supplies. Specifically, the power-up sequence requirement is:

- 1. Apply power to the ANA\_LDOI,  $CV_{DDRTC}$ ,  $CV_{DD}$ ,  $USB_{-}V_{DD1P3}$ ,  $USB_{-}V_{DDA1P3}$ ,  $V_{DDA_{-}ANA}$ , and  $V_{DDA_{-}PLL}$ .

  Note: the Analog LDO output (ANA\_LDOO) can be used to power the  $V_{DDA_{-}ANA}$ , and  $V_{DDA_{-}PLL}$  supplies.
- 2. Apply power to I/Os: DV<sub>DDIO</sub>, DV<sub>DDEMIF</sub>, DV<sub>DDRTC</sub>, USB\_V<sub>DDOSC</sub>, USB\_V<sub>DDA3P3</sub>, and USB\_V<sub>DDPLL</sub>.

Core supplies must be powered before I/O supplies. If the I/O supplies are powered before the core supply, the core signals controlling bi-directional I/Os are in an "undetermined state" and can set some of the bi-directional I/Os to drive against an external device, causing bus contention. Therefore, the I/O Supplies (DV<sub>DDIO</sub>, DV<sub>DDEMIF</sub>, DV<sub>DDRTC</sub>, USB\_V<sub>DDOSC</sub>, USB\_V<sub>DDA3P3</sub>, and USB\_V<sub>DDPLL</sub>) should not ramp above 1.65 V before core supplies (CV<sub>DDRTC</sub>, CV<sub>DD</sub>, USB\_V<sub>DD1P3</sub>, USB\_V<sub>DDA1P3</sub>) reach 0.9 V.

If the USB subsystem is not used, the USB Core (USB\_V\_DD1P3, USB\_V\_DDA1P3) and USB PHY and I/O level supplies (USB\_V\_DDOSC, USB\_V\_DDA3P3, and USB\_V\_DDPLL) can be powered on and off anytime after this sequence. When powering on these supplies, the USB PHY, USB oscillator, and USB PLL (USB\_V\_DDOSC, USB\_V\_DDA3P3, and USB\_V\_DDPLL) should not ramp above 1.65 V before the USB Core (USB\_V\_DD1P3, USB\_V\_DDA1P3) reaches 0.9 V. When powering off these supplies, the USB Core (USB\_V\_DD1P3, USB\_V\_DDA1P3) should not drop below 0.9 V before the USB PHY, USB oscillator, and USB PLL (USB\_V\_DDOSC, USB\_V\_DDA3P3, and USB\_V\_DDPLL) drop below 1.65 V.

#### 6.3.2 Power-Supply Design Considerations

Core and I/O supply voltage regulators should be located close to the DSP (or DSP array) to minimize inductance and resistance in the power delivery path. Additionally, when designing for high-performance applications utilizing the VC5505 device, the PC board should include separate power planes for core, I/O,  $V_{DDA\_ANA}$  and  $V_{DDA\_PLL}$  (which can share the same PCB power plane), and ground; all bypassed with high-quality low-ESL/ESR capacitors.

# 6.3.3 Power-Supply Decoupling

In order to properly decouple the supply planes from system noise, place capacitors (caps) as close as possible to the VC5505. These caps need to be no more than 1.25 cm maximum distance from the VC5505 power pins to be effective. Physically smaller caps, such as 0402, are better but need to be evaluated from a yield/manufacturing point-of-view. Parasitic inductance limits the effectiveness of the decoupling capacitors, therefore physically smaller capacitors should be used while maintaining the largest available capacitance value.

Larger caps for each supply can be placed further away for bulk decoupling. Large bulk caps (on the order of 10  $\mu$ F) should be furthest away, but still as close as possible. Large caps for each supply should be placed outside of the BGA footprint.



As with the selection of any component, verification of capacitor availability over the product's production lifetime should be considered.

On the VC5505 the recommended decoupling capacitance for the DSP core supplies should be 1  $\mu$ F in parallel with 0.01- $\mu$ F capacitor per supply pin.

# 6.3.4 LDO Input Decoupling

The LDO inputs should follow the same decoupling guidelines as other power-supply pins above.

# 6.3.5 LDO Output Decoupling

The LDO circuits implement a voltage feedback control system which has been designed to optimize gain and stability tradeoffs. As such, there are design assumptions for the amount of capacitance on the LDO outputs. For proper device operation, the following external decoupling capacitors should be used:

- ANA LDOO- 1μF
- DSP\_LDOO 1μF
- USB\_LDOO none required

# 6.4 External Clock Input From RTC\_XI, CLKIN, and USB\_MXI Pins

The VC5505 DSP includes two options to provide an external clock input to the system clock generator:

- Use the on-chip real-time clock (RTC) oscillator with an external 32.768-kHz crystal connected to the RTC XI and RTC XO pins.
- Use an external 11.2896-, 12.0-, or 12.288-MHz LVCMOS clock input fed into the CLKIN pin that operates at the same voltage as the DV<sub>DDIO</sub> supply (1.8-, 2.5-, 2.8-, or 3.3-V).

The CLK\_SEL pin determines which input is used as the clock source for the system clock generator, For more details, see Section 4.5.1, Device and Peripheral Configurations at Device Reset. The crystal for the RTC oscillator is not required if CLKIN is used as the system reference clock; however, the RTC must still be powered. The RTC registers starting at I/O address 1900h will not be accessible without an RTC clock. This includes the RTC Power Management Register which provides control to the on-chip LDOs and WAKEUP and RTC\_CLKOUT pins. Section 6.4.1, Real-Time Clock (RTC) On-Chip Oscillator With External Crystal provides more details on using the RTC on-chip oscillator with an external crystal. Section 6.4.2, CLKIN Pin With LVCMOS-Compatible Clock Input provides details on using an external LVCMOS-compatible clock input fed into the CLKIN pin.

Additionally, the USB requires a reference clock generated using a dedicated on-chip oscillator with a 12-MHz external crystal connected to the USB\_MXI and USB\_MXO pins. The USB reference clock is not required if the USB peripheral is not being used. Section 6.4.3, USB On-Chip Oscillator With External Crystal provides details on using the USB on-chip oscillator with an external crystal.

# 6.4.1 Real-Time Clock (RTC) On-Chip Oscillator With External Crystal

The on-chip oscillator requires an external 32.768-kHz crystal connected across the RTC\_XI and RTC\_XO pins, along with two load capacitors, as shown in Figure 6-3. The external crystal load capacitors must be connected only to the RTC oscillator ground pin ( $V_{SSRTC}$ ). **Do not** connect to board ground ( $V_{SS}$ ). Position the  $V_{SS}$  lead on the board between RTC\_XI and RTC\_XO as a shield to reduce direct capacitance between RTC\_XI and RTC\_XO leads on the board. The  $CV_{DDRTC}$  pin can be connected to the same power supply as  $CV_{DD}$ , or may be connected to a different supply that meets the recommended operating conditions (see Section 5.2), if desired.






Figure 6-3. 32.768-kHz RTC Oscillator

The crystal should be in fundamental-mode function, and parallel resonant, with a maximum effective series resistance (ESR) specified in Table 6-1. The load capacitors, C1 and C2, are the total capacitance of the circuit board and components, excluding the IC and crystal. The load capacitors values are usually approximately twice the value of the crystal's load capacitance, CL, which is specified in the crystal manufacturer's datasheet and should be chosen such that the equation is satisfied. All discrete components used to implement the oscillator circuit should be placed as close as possible to the associated oscillator pins (RTC\_XI and RTC\_XO) and to the V<sub>SSRTC</sub> pin.

$$c_L = \frac{c_1c_2}{\left(c_1 + c_2\right)}$$

Table 6-1. Input Requirements for Crystal on the 32.768-kHz RTC Oscillator

PARAMETER	MIN	NOM	MAX	UNIT
Start-up time (from power up until oscillating at stable frequency of 32.768-kHz) <sup>(1)</sup>	0.2		2	sec
Oscillation frequency		32.768		kHz
ESR			100	kΩ
Maximum shunt capacitance			1.6	pF
Maximum crystal drive			1.0	μW

<sup>(1)</sup> The startup time is highly dependent on the ESR and the capacitive load of the crystal.

# 6.4.2 CLKIN Pin With LVCMOS-Compatible Clock Input (Optional)

Note: If CLKIN is not used, the pin *must* be tied low.

A LVCMOS-compatible clock input of a frequency less than 24 MHz can be fed into the CLKIN pin for use by the DSP system clock generator. The external connections are shown in Figure 6-4 and Figure 6-5. The bootloader assumes that the CLKIN pin is connected to the LVCMOS-compatible clock source with a frequency of 11.2896-, 12.0-, or 12.288-MHz. These frequencies were selected to support boot mode peripheral speeds of 500 KHz for SPI, 400 KHz for I2C, and 57600 baud for UART (UART is currently not supported on this device). These clock frequencies are achieved by dividing the CLKIN value by 25 for SPI, by 32 for I2C, and by 208 for UART. If a faster external clock is input, then these boot modes will run at faster clock speeds. If the system design utilizes faster peripherals or these boot modes are not used, CLKIN values higher than 12.288 MHz can be used. **Note:** the CLKIN pin operates at the same voltage as the DV<sub>DDIO</sub> supply (1.8-, 2.5-, 2.8-, or 3.3-V).



In this configuration the RTC oscillator can be optionally disabled by connecting RTC\_XI to  $CV_{DDRTC}$  and RTC\_XO to ground ( $V_{SS}$ ). However, when the RTC oscillator is disabled the RTC registers starting at I/O address 1900h will not be accessible. This includes the RTC Power Management Register which provides control to the on-chip LDOs and WAKEUP and RTC\_CLKOUT pins. **Note:** the RTC must still be powered even if the RTC oscillator is disabled.

For more details on the RTC on-chip oscillator, see Section 6.4.1, Real-Time Clock (RTC) On-Chip Oscillator With External Crystal.




Figure 6-4. LVCMOS-Compatible Clock Input With RTC Oscillator Enabled




Figure 6-5. LVCMOS-Compatible Clock Input With RTC Oscillator Disabled

# 6.4.3 USB On-Chip Oscillator With External Crystal (Optional)

When using the USB, the USB on-chip oscillator requires an external 12-MHz crystal connected across the USB\_MXI and USB\_MXO pins, along with two load capacitors, as shown in Figure 6-6. The external crystal load capacitors must be connected only to the USB oscillator ground pin (USB\_V<sub>SSOSC</sub>). **Do not** connect to board ground (VSS). The USB\_V<sub>DDOSC</sub> pin can be connected to the same power supply as USB\_V<sub>DDA3P3</sub>.

The USB on-chip oscillator can be permanently disabled, via tie-offs, if the USB peripheral is not being used. To permanently disable the USB oscillator, connect the USB\_MXI pin to ground ( $V_{SS}$ ) and leave the USB\_MXO pin unconnected. The USB oscillator power pins (USB\_ $V_{DDOSC}$  and USB\_ $V_{SSOSC}$ ) should also be connected to ground.






Figure 6-6. 12-MHz USB Oscillator



The crystal should be in fundamental-mode operation, and parallel resonant, with a maximum effective series resistance (ESR) specified in Table 6-2. The load capacitors, C1 and C2 are the total capacitance of the circuit board and components, excluding the IC and crystal. The load capacitor value is usually approximately twice the value of the crystal's load capacitance, CL, which is specified in the crystal manufacturer's datasheet and should be chosen such that the equation below is satisfied. All discrete components used to implement the oscillator circuit should be placed as close as possible to the associated oscillator pins (USB\_MXI and USB\_MXO) and to the USB\_V<sub>SSOSC</sub> pin.

$$c_L = \frac{c_1c_2}{\left(c_1+c_2\right)}$$

Table 6-2. Input Requirements for Crystal on the 12-MHz USB Oscillator

PARAMETER	MIN NOM	MAX	UNIT
Start-up time (from power up until oscillating at stable frequency of 12 MHz) <sup>(1)</sup>	0.100	10	ms
Oscillation frequency	12		MHz
ESR		100	Ω
Frequency stability (2)		±100	ppm
Maximum shunt capacitance		5	pF
Maximum crystal drive		330	μW

- (1) The startup time is highly dependent on the ESR and the capacitive load of the crystal.
- (2) If the USB is used, a 12-MHz, ±100-ppm crystal is recommended.

#### 6.5 Clock PLLs

The VC5505 DSP uses a software-programmable PLL to generate frequencies required by the CPU, DMA, and peripherals. The reference clock for the PLL is taken from either the CLKIN pin or the RTC on-chip oscillator (as specified through the CLK SEL pin).

#### 6.5.1 PLL Device-Specific Information

There is a minimum and maximum operating frequency for CLKIN, PLLOUT, and the system clock (SYSCLK). The system clock generator must be configured not to exceed any of these constraints documented in this section (certain combinations of external clock inputs, internal dividers, and PLL multiply ratios might not be supported).

Table 6-3. PLLC1 Clock Frequency Ranges

CLOCK SIGNAL NAME	CV <sub>DD</sub> = 1.05 V		CV <sub>DD</sub> :	UNIT	
CLOCK SIGNAL NAME	MIN	MAX	MIN	MAX	UNII
CLKIN <sup>(1)</sup>		11.2896 12 12.288		11.2896 12 12.288	MHz
RTC Clock		32.768		32.768	KHz
PLLIN	32.768	170	32.768	170	KHz
PLLOUT	60	120	60	120	MHz
SYSCLK	0.032768	60	0.032768	100	MHz
PLL_LOCKTIME	4		4		ms

(1) These CLKIN values are used when the CLK\_SEL pin = 1.



The PLL has a lock time requirements that must be followed. The PLL lock time is the amount of time needed for the PLL to complete its phase-locking sequence.

# 6.5.2 Clock PLL Considerations With External Clock Sources

If the CLKIN pin is used to provide the reference clock to the PLL, to minimize the clock jitter a single clean power supply should power both the VC5505 device and the external clock oscillator circuit. The minimum CLKIN rise and fall times should also be observed. For the input clock timing requirements, see Section 6.5.3, Clock PLL Electrical Data/Timing (Input and Output Clocks).

Rise/fall times, duty cycles (high/low pulse durations), and the load capacitance of the external clock source must meet the device requirements in this data manual (see Section 5.3, Electrical Characteristics Over Recommended Ranges of Supply Voltage and Operating Temperature, and Section 6.5.3, Clock PLL Electrical Data/Timing (Input and Output Clocks).

# 6.5.3 Clock PLL Electrical Data/Timing (Input and Output Clocks)

Table 6-4. Timing Requirements for CLKIN<sup>(1)</sup> (see Figure 6-7)

NO.			cv	CV <sub>DD</sub> = 1.05 V		CV <sub>DD</sub> = 1.3 V			
NO.			MIN	NOM	MAX	MIN	NOM	MAX	UNIT
1	t <sub>c(CLKIN)</sub>	Cycle time, external clock driven on CLKIN		88.577, 83.333, or 81.380	16.67		88.577, 83.333, or 81.380	10	ns
2	t <sub>w(CLKINH)</sub>	Pulse width, CLKIN high	0.466 * t <sub>c(CLKIN)</sub>			0.466 * t <sub>c(CLKIN)</sub>			ns
3	t <sub>w(CLKINL)</sub>	Pulse width, CLKIN low	0.466 * t <sub>c(CLKIN)</sub>			0.466 * t <sub>c(CLKIN)</sub>			ns
4	t <sub>t(CLKIN)</sub>	Transition time, CLKIN			0.34 * t <sub>c(CLKIN)</sub>			0.34 * t <sub>c(CLKIN)</sub>	ns

The CLKIN frequency and PLL multiply factor should be chosen such that the resulting clock frequency is within the specific range for CPU operating frequency.

<sup>(2)</sup> The reference points for the rise and fall transitions are measured at  $V_{IL}$  MAX and  $V_{IH}$  MIN.




Figure 6-7. CLKIN Timing



# Table 6-5. Switching Characteristics Over Recommended Operating Conditions for CLKOUT<sup>(1)</sup> (2) (see Figure 6-8)

NO	PARAMETER		CV <sub>DD</sub> = 1	.05 V	CV <sub>DD</sub> = 1.3 V		LINUT
NO.			MIN	MAX	MIN	MAX	UNIT
1	t <sub>c(CLKOUT)</sub>	Cycle time, CLKOUT	Р	16.67	Р	10	ns
2	t <sub>w(CLKOUTH)</sub>	Pulse duration, CLKOUT high	7.497	9.163	4.5	5.5	ns
3	t <sub>w(CLKOUTL)</sub>	Pulse duration, CLKOUT low	7.497	9.163	4.5	5.5	ns
4	t <sub>t(CLKOUTR)</sub>	Transition time (rise), CLKOUT <sup>(3)</sup>		5		5	ns
5	t <sub>t(CLKOUTF)</sub>	Transition time (fall), CLKOUT <sup>(3)</sup>		5		5	ns

- The reference points for the rise and fall transitions are measured at  $V_{OL}$  MAX and  $V_{OH}$  MIN. P = 1/SYSCLK clock frequency in nanoseconds (ns). For example, when SYSCLK frequency is 100 MHz, use P = 10 ns. Transition time is measured with the slew rate set to FAST and DV<sub>DDIO</sub> = 1.65 V. (For more detailed information, see the Section 4.6.5, Output Slew Rate Control Register (OSRCR) [1C16h].).




Figure 6-8. CLKOUT Timing



# 6.6 Direct Memory Access (DMA) Controller

The DMA controller is used to move data among internal memory, external memory, and peripherals without intervention from the CPU and in the background of CPU operation.

The DSP includes a total of four DMA controllers. Aside from the DSP resources they can access, all four DMA controllers are identical.

The DMA controller has the following features:

- Operation that is independent of the CPU.
- Four channels, which allow the DMA controller to keep track of the context of four independent block transfers.
- Event synchronization. DMA transfers in each channel can be made dependent on the occurrence of selected events.
- An interrupt for each channel. Each channel can send an interrupt to the CPU on completion of the programmed transfer.
- A dedicated clock idle domain. The four device DMA controllers can be put into a low-power state by independently turning off their input clocks.

# 6.6.1 DMA Channel Synchronization Events

The DMA controllers allow activity in their channels to be synchronized to selected events. The DSP supports 20 separate synchronization events and each channel can be tied to separate sync events independent of the other channels. Synchronization events are selected by programming the CHnEVT field in the DMAn channel event source registers (DMAnCESR1 and DMAnCESR2).

www ti com

#### 6.7 Reset

Supports only one type of reset, device reset.

The VC5505 has two main types of reset: hardware reset and software reset.

Hardware reset is responsible for initializing all key states of the device. It occurs whenever the RESET pin is asserted or when the internal power-on-reset (POR) circuit deasserts an internal signal called POWERGOOD. VC5505 device's internal POR is a voltage comparator that monitors the DSP\_LDOO pin voltage and generates the internal POWERGOOD signal. POWERGOOD is asserted when the DSP\_LDOO voltage is above a minimum threshold voltage provided by the bandgap. On VC5505, the voltage comparator circuit is present and active in the POR circuit even though the DSP\_LDO is not currently supported. The RESET pin and the POWERGOOD signal are internally combined with a logical AND gate to produce an (active low) hardware reset (see Figure 6-9, Power-On Reset Timing Requirements and Figure 6-10, Reset Timing Requirements).

There are two types of software reset: the CPU's software reset instruction and the software control of the peripheral reset signals. For more information on the CPU's software reset instruction, see the *TMS320C55x CPU 3.0 CPU* Reference Guide (literature number: <u>SWPU073</u>). In all VC5505 documentation, all references to "reset" refer to hardware reset. Any references to software reset will explicitly state software reset.

The VC5505 RTC has one additional type of reset, a power-on-reset (POR) for the registers in the RTC core. This POR monitors the voltage of CV<sub>DD\_RTC</sub> and resets the RTC registers when power is first applied to the RTC core.

# 6.7.1 Power-On Reset (POR) Circuits

The VC5505 device includes two power-on reset (POR) circuits, one for the RTC (RTC POR) and another for the rest of the chip (MAIN POR).

#### 6.7.1.1 RTC Power-On Reset (POR)

The RTC POR ensures that the flip-flops in the CV<sub>DD\_RTC</sub> power domain have an initial state upon powerup. In particular, the RTCNOPWR register is reset by this POR and is used to indicate that the RTC time registers need to be initialized with the current time and date when power is first applied.

#### 6.7.1.2 Main Power-On Reset (POR)

The VC5505 device includes an analog power-on reset (POR) circuit that keeps the DSP in reset until specific voltages have reached predetermined levels. The output of the POR circuit, POWERGOOD, is held low until the following conditions are satisfied:

- ANA\_LDOI is powered and the bandgap is active for at least approximately 8 ms
- VDD ANA is powered for at least approximately 4 ms
- DSP LDOO is powered and above a threshold of approximately 900 mV (see Note:)

Once these conditions are met, the internal POWERGOOD signal is set high. The POWERGOOD signal is internally combined with the  $\overline{\text{RESET}}$  pin signal, via an AND-gate, to produce the DSP subsystem's global reset. This global reset is the hardware reset for the whole chip, except the RTC. When the global reset is deasserted (high), the boot sequence starts. For more detailed information on the boot sequence, see Section 4.4, Boot Sequence.

**Note:** The DSP\_LDO is not supported on VC5505 device, but it's output voltage is still monitored by the MAIN POR and must reach, and remain, higher than the POR's threshold for the POWERGOOD signal to be high. The DSP\_LDOO pin must be left floating and be properly bypassed as specified in the DSP\_LDOO entry in Table 3-19, *Regulators and Power Management Terminal Functions*. By leaving this pin floating, the VC5505 's internal circuits provide the necessary voltage above the POR's threshold for POWERGOOD.



# 6.7.1.3 Reset Pin (RESET)

The VC5505 can receive an external reset signal on the RESET pin. As specified above in Section 6.7.1.2, *Main Power-On Reset*, the RESET pin is combined with the internal POWERGOOD signal, that is generated by the MAIN POR, via an AND-gate. The output of the AND gate provides the hardware reset to the chip. The RESET pin may be tied high and the MAIN POR will provide the hardware reset, or the RESET pin may be externally generated.

Once the internal hardware reset, from the MAIN POR and the RESET pin, goes high, the DSP clock generator is enabled and the DSP starts the boot sequence. For more information on the boot sequence, see Section 4.4, Boot Sequence.

#### 6.7.2 Pin Behaviors at Reset

During normal operation, pins are controlled by the respective peripheral selected in the External Bus Selection Register (EBSR) register. During power-on reset and reset, the behavior of the output pins changes and is categorized as follows:

- High Group: EM\_CS4, EM\_CS5, EM\_CS2, EM\_CS3, EM\_DQM0, EM\_DQM1, EM\_OE, EM\_WE,
   LCD RS/SPI CS3, RSV15, RSV14, XF
- Low Group: LCD\_EN\_RDB/SPI\_CLK, EM\_R/W, MMC0\_CLK/I2S0\_CLK/GP[0], MMC1\_CLK/I2S1\_CLK/GP[6], RSV12
- Z Group: EM\_D[15:0], EMU[1:0], SCL, SDA, LCD\_D[0]/SPI\_RX, LCD\_D[1]/SPI\_TX, LCD\_D[10]/I2S2\_RX/GP[20]/SPI\_RX, LCD\_D[11]/I2S2\_DX/GP[27]/SPI\_TX, LCD\_D[12]/I2S2\_RTS/GP[28]/I2S3\_CLK, LCD\_D[13]/I2S2\_CTS/GP[29]/I2S3\_RS, LCD\_D[14]/I2S2\_RXD/GP[30]/I2S3\_RX, LCD\_D[15]/I2S2\_TXD/GP[31]/I2S3\_DX, LCD\_D[2]/GP[12], LCD\_D[3]/GP[13], LCD\_D[4]/GP[14], LCD\_D[5]/GP[15], LCD\_D[6]/GP[16], LCD\_D[7]/GP[17], LCD\_D[8]/I2S2\_CLK/GP[18]/SPI\_CLK,LCD\_D[9]/I2S2\_FS/GP[19]/SPI\_CS0, RTC\_CLKOUT, MMC0\_CMD/I2S0\_FS/GP[1], MMC0\_D0/I2S0\_DX/GP[2], MMC0\_D1/I2S0\_RX/GP[3], MMC0\_D2/GP[4], MMC0\_D3/GP[5], MMC1\_CMD/I2S1\_FS/GP[7], MMC1\_D0/I2S1\_DX/GP[8], MMC1\_D1/I2S1\_RX/GP[9], MMC1\_D2/GP[10], MMC1\_D3/GP[11], TDO, WAKEUP
- CLKOUT Group: CLKOUT, LCD\_CS1\_E1/SPI\_CS1
- SYNCH 0→1 Group: LCD CS0 E0/SPI CS0, LCD RW WRB/SPI CS2, RSV13
- SYNCH 1→0 Group: RSV10, RSV11
- SYNCH X→1 Group: EM\_BA[1:0]
- SYNCH X→0 Group: EM A[20:0]



# 6.7.3 Reset Electrical Data/Timing

Table 6-6. Timing Requirements for Reset<sup>(1)</sup> (see Figure 6-9 and Figure 6-10)

NO.		CV <sub>DD</sub> = 1	.05 V	CV <sub>DD</sub> = '	1.3 V	UNIT
NO.		MIN	MAX	MIN	MAX	UNIT
1	t <sub>w(RSTL)</sub> Pulse duration, RESET low	3P		3P		ns

(1) (1) P = 1/SYSCLK clock frequency in ns. For example, if SYSCLK = 12 MHz, use P = 83.3 ns. In IDLE3 mode the system clock generator is bypassed and the SYSCLK frequency is equal to either CLKIN or the RTC clock frequency depending on CLK\_SEL.




Figure 6-9. Power-On Reset Timing Requirements






Figure 6-10. Reset Timing Requirements



# 6.8 Wake-up Events, Interrupts, and XF

The VC5505 device has a number of interrupts to service the needs of its peripherals. The interrupts can be selectively enabled or disabled.

# 6.8.1 Interrupts Electrical Data/Timing

Table 6-7. Timing Requirements for Interrupts (1) (see Figure 6-11)

NO.			CV <sub>DD</sub> = 1.05 V CV <sub>DD</sub> = 1.3 V		
		MIN	MAX		
1	t <sub>w(INTH)</sub> Pulse duration, interrupt high CPU active	2P		ns	
2	$t_{w(INTL)}$ Pulse duration, interrupt low CPU active	2P		ns	

(1) P = 1/SYSCLK clock frequency in ns. For example, when running parts at 100 MHz, use P = 10 ns.




Figure 6-11. External Interrupt Timings

# 6.8.2 Wake-Up From IDLE Electrical Data/Timing

Table 6-8. Timing Requirements for Wake-Up From IDLE (see Figure 6-12)


NO.	0.		$CV_{DD} = 1.05 V$ $CV_{DD} = 1.3 V$		
		MIN	MAX		
1	t <sub>w(WKPL)</sub> Pulse duration, WAKEUP or INTx low, SYSCLKDIS = 1	10		ns	

Table 6-9. Switching Characteristics Over Recommended Operating Conditions For Wake-Up From IDLE<sup>(1)</sup> (2) (3) (see Figure 6-12)

NO.		PARAMETER		CV <sub>DD</sub> = 1.05 V CV <sub>DD</sub> = 1.3 V			UNIT
			MIN	TYP	MAX		
	2 t <sub>d(WKEVTH-C</sub> Delay time, Wake-Up event high to CPU active	IDLE3 Mode with SYSCLKDIS = 1, WAKEUP or INTx event, CLK_SEL = 1	Р			ns	
2		IDLE3 Mode with SYSCLKDIS = 1, WAKEUP or INTx event, CLK_SEL = 0	С			ns	
		IDLE2 Mode; INTx event	3P			ns	

- (1) P = 1/SYSCLK clock frequency in ns. For example, when running parts at 100 MHz, P = 10 ns.
- (2) C = 1/RTCCLK= 30.5 μs. RTCCLK is the clock output of the 32.768-kHz RTC oscillator.
- (3) Assumes the internal LDOs are used with a 0.1uF bandgap capacitor.





- A. INT[1:0] can only be used as a wake-up event for IDLE3 and IDLE2 modes.
- B. RTC interrupt (internal signal) can be used as wake-up event for IDLE3 and IDLE2 modes.
- C. Any unmasked interrupt can be used to exit the IDLE2 mode.
- D. CLKOUT reflects either the CPU clock, SAR, USB PHY, or PLL clock dependent on the setting of the CLOCKOUT Clock Source Register. For this diagram, CLKOUT refers to the CPU clock.


Figure 6-12. Wake-Up From IDLE Timings

# 6.8.3 XF Electrical Data/Timing

Table 6-10. Switching Characteristics Over Recommended Operating Conditions For XF<sup>(1)</sup> (2) (see Figure 6-13)

NO.	D. PARAMETER		CV <sub>DD</sub> = 1.05 V CV <sub>DD</sub> = 1.3 V		
		MIN	MAX		
1	t <sub>d(XF)</sub> Delay time, CLKOUT high to XF high	0	10.2	ns	

- (1) P = 1/SYSCLK clock frequency in ns. For example, when running parts at 100 MHz, P = 10 ns.
- (2) C = 1/RTCCLK= 30.5 µs. RTCCLK is the clock output of the 32.768-kHz RTC oscillator.



A. CLKOUT reflects either the CPU clock, SAR, USB PHY, or PLL clock dependent on the setting of the CLOCKOUT Clock Source Register. For this diagram, CLKOUT refers to the CPU clock.

Figure 6-13. XF Timings

# 6.9 External Memory Interface (EMIF)

VC5505 supports several memory and external device interfaces, including: NOR Flash, NAND Flash, and SRAM.

The EMIF provides an 8-bit or 16-bit data bus, an address bus width up to 21 bits, and 4 chip selects, along with memory control signals.

The EM\_A[20:15] address signals are multiplexed with the GPIO peripheral and controlled by the External Bus Selection Register (EBSR). For more detail on the pin muxing, see the Section 4.6.1, External Bus Selection Register (EBSR).

#### 6.9.1 EMIF Asynchronous Memory Support

The EMIF supports asynchronous:

SRAM memories

www.ti.com

- NAND Flash memories
- NOR Flash memories

The EMIF data bus can be configured for both 8- or 16-bit width. The device supports up to 21 address lines and four external wait/interrupt inputs. Up to four asynchronous chip selects are supported by EMIF (EM\_CS[5:2]).

Each chip select has the following individually programmable attributes:

- Data bus width
- Read cycle timings: setup, hold, strobe
- · Write cycle timings: setup, hold, strobe
- · Bus turn around time
- Extended Wait Option With Programmable Timeout
- Select Strobe Option
- NAND flash controller supports 1-bit and 4-bit ECC calculation on blocks of 512 bytes

#### 6.9.2 EMIF Peripheral Register Description(s)

Table 6-11 shows the EMIF registers.

Table 6-11. External Memory Interface (EMIF) Peripheral Registers<sup>(1)</sup>

HEX ADDRESS RANGE	ACRONYM	REGISTER NAME
1000h	REV	Revision Register
1001h	STATUS	Status Register
1004h	AWCCR1	Asynchronous Wait Cycle Configuration Register 1
1005h	AWCCR2	Asynchronous Wait Cycle Configuration Register 2
1010h	ACS2CR1	Asynchronous CS2 Configuration Register 1
1011h	ACS2CR2	Asynchronous CS2 Configuration Register 2
1014h	ACS3CR1	Asynchronous CS3 Configuration Register 1
1015h	ACS3CR2	Asynchronous CS3 Configuration Register 2
1018h	ACS4CR1	Asynchronous CS4 Configuration Register 1
1019h	ACS4CR2	Asynchronous CS4 Configuration Register 2
101Ch	ACS5CR1	Asynchronous CS5 Configuration Register 1
101Dh	ACS5CR2	Asynchronous CS5 Configuration Register 2
1040h	EIRR	EMIF Interrupt Raw Register
1044h	EIMR	EMIF Interrupt Mask Register
1048h	EIMSR	EMIF Interrupt Mask Set Register
104Ch	EIMCR	EMIF Interrupt Mask Clear Register
1060h	NANDFCR	NAND Flash Control Register
1064h	NANDFSR1	NAND Flash Status Register 1
1065h	NANDFSR2	NAND Flash Status Register 2
1068h	PGMODECTRL1	Page Mode Control Register 1
1069h	PGMODECTRL2	Page Mode Control Register 2
1070h	NCS2ECC1	NAND Flash CS2 1-Bit ECC Register 1
1071h	NCS2ECC2	NAND Flash CS2 1-Bit ECC Register 2
1074h	NCS3ECC1	NAND Flash CS3 1-Bit ECC Register 1
1075h	NCS3ECC2	NAND Flash CS3 1-Bit ECC Register 2
1078h	NCS4ECC1	NAND Flash CS4 1-Bit ECC Register 1

Before reading or writing to the EMIF registers, be sure to set the BYTEMODE bits to 00b in the EMIF system control register to enable
word accesses to the EMIF registers.



### Table 6-11. External Memory Interface (EMIF) Peripheral Registers (1) (continued)

HEX ADDRESS RANGE	ACRONYM	REGISTER NAME
1079h	NCS4ECC2	NAND Flash CS4 1-Bit ECC Register 2
107Ch	NCS5ECC1	NAND Flash CS5 1-Bit ECC Register 1
107Dh	NCS5ECC2	NAND Flash CS5 1-Bit ECC Register 2
10BCh	NAND4BITECCLOAD	NAND Flash 4-Bit ECC Load Register
10C0h	NAND4BITECC1	NAND Flash 4-Bit ECC Register 1
10C1h	NAND4BITECC2	NAND Flash 4-Bit ECC Register 2
10C4h	NAND4BITECC3	NAND Flash 4-Bit ECC Register 3
10C5h	NAND4BITECC4	NAND Flash 4-Bit ECC Register 4
10C8h	NAND4BITECC5	NAND Flash 4-Bit ECC Register 5
10C9h	NAND4BITECC6	NAND Flash 4-Bit ECC Register 6
10CCh	NAND4BITECC7	NAND Flash 4-Bit ECC Register 7
10CDh	NAND4BITECC8	NAND Flash 4-Bit ECC Register 8
10D0h	NANDERRADD1	NAND Flash 4-Bit ECC Error Address Register 1
10D1h	NANDERRADD2	NAND Flash 4-Bit ECC Error Address Register 2
10D4h	NANDERRADD3	NAND Flash 4-Bit ECC Error Address Register 3
10D5h	NANDERRADD4	NAND Flash 4-Bit ECC Error Address Register 4
10D8h	NANDERRVAL1	NAND Flash 4-Bit ECC Error Value Register 1
10D9h	NANDERRVAL2	NAND Flash 4-Bit ECC Error Value Register 2
10DCh	NANDERRVAL3	NAND Flash 4-Bit ECC Error Value Register 3
10DDh	NANDERRVAL4	NAND Flash 4-Bit ECC Error Value Register 4



### 6.9.3 EMIF Electrical Data/Timing $CV_{DD} = 1.05 \text{ V}$ , $DV_{DDEMIF} = 3.3/2.8/2.5/1.8 \text{ V}$

Table 6-12. Timing Requirements for EMIF Asynchronous Memory<sup>(1)</sup> (see Figure 6-14, Figure 6-16, and Figure 6-17)

NO.			CV <sub>DD</sub> = 1.05 V DV <sub>DDEMIF</sub> = 3.3/2.8/2.5/1.8 V			UNIT
			MIN	NOM	MAX	
	•	READS and WRITES				•
2	t <sub>w(EM_WAIT)</sub>	Pulse duration, EM_WAITx assertion and deassertion	2E			ns
		READS				
12	t <sub>su(EMDV-EMOEH)</sub>	Setup time, EM_D[15:0] valid before EM_OE high	14.5			ns
13	t <sub>h(EMOEH-EMDIV)</sub>	Hold time, EM_D[15:0] valid after EM_OE high	0			ns
14	t <sub>su</sub> (EMOEL-EMWAIT)	Setup Time, EM_WAITx asserted before end of Strobe Phase (2)	4E + 9			ns
		WRITES				
26	t <sub>su (EMWEL-EMWAIT)</sub>	Setup Time, EM_WAITx asserted before end of Strobe Phase (2)	4E + 9			ns

<sup>(1)</sup> E = SYSCLK period in ns, if EMIF is set for "full rate" or E = SYSCLK/2 period in ns, if EMIF is set for "half rate" as defined by bit 14 of the EMIF Status register (0x1001h). For example, when EMIF is set to full rate and SYSCLK is selected and set to 100 MHz, E = 10 ns.

<sup>(2)</sup> Setup before end of STROBE phase (if no extended wait states are inserted) by which EM\_WAITx must be asserted to add extended wait states. Figure 6-16 and Figure 6-17 describe EMIF transactions that include extended wait states inserted during the STROBE phase. However, cycles inserted as part of this extended wait period should not be counted; the 4E requirement is to the start of where the HOLD phase would begin if there were no extended wait cycles.



# Table 6-13. Switching Characteristics Over Recommended Operating Conditions for EMIF Asynchronous Memory<sup>(1)</sup> (see Figure 6-15 and Figure 6-17)<sup>(3)</sup>

NO.		PARAMETER		CV <sub>DD</sub> = 1.05 V DV <sub>DDEMIF</sub> = 3.3/2.8/2.5/1.8 V		UNIT
			MIN	NOM	MAX	
	·	R	EADS and WRITES			
1	t <sub>d(TURNAROUND)</sub>	Turn around time	(TA)*E - 9	(TA)*E	(TA)*E + 9	ns
			READS			
3		EMIF read cycle time (EW = 0)	(RS+RST+RH)*E - 9	(RS+RST+RH)*E	(RS+RST+RH)*E + 9	ns
3	t <sub>c(EMRCYCLE)</sub>	EMIF read cycle time (EW = 1)	(RS+RST+RH+(EWC*16))*E - 9	(RS+RST+RH+(EWC*16))*E	(RS+RST+RH+(EWC*16))*E + 9	ns
4		Output setup time, $\overline{EM\_CS[5:2]}$ low to $\overline{EM\_OE}$ low (SS = 0)	(RS)*E-9	(RS)*E	(RS)*E+9	ns
4	t <sub>su(EMCEL-EMOEL)</sub>	Output setup time, $\overline{EM\_CS[5:2]}$ low to $\overline{EM\_OE}$ low (SS = 1)	-9	0	+9	ns
_		Output hold time, $\overline{EM_OE}$ high to $\overline{EM_CS[5:2]}$ high (SS = 0)	(RH)*E - 9	(RH)*E	(RH)*E + 9	ns
5	t <sub>h</sub> (EMOEH-EMCEH)	Output hold time, $\overline{EM_OE}$ high to $\overline{EM_CS[5:2]}$ high (SS = 1)	-9	0	+9	ns
6	t <sub>su(EMBAV-EMOEL)</sub>	Output setup time, EM_BA[1:0] valid to EM_OE low	(RS)*E-9	(RS)*E	(RS)*E+9	ns
7	t <sub>h(EMOEH-EMBAIV)</sub>	Output hold time, EM_OE high to EM_BA[1:0] invalid	(RH)*E-9	(RH)*E	(RH)*E+9	ns
8	t <sub>su(EMBAV-EMOEL)</sub>	Output setup time, EM_A[20:0] valid to EM_OE low	(RS)*E-9	(RS)*E	(RS)*E+9	ns
9	t <sub>h(EMOEH-EMAIV)</sub>	Output hold time, EM_OE high to EM_A[20:0] invalid	(RH)*E-9	(RH)*E	(RH)*E+9	ns
40	t <sub>w(EMOEL)</sub>	EM_OE active low width (EW = 0)	(RST)*E-9	(RST)*E	(RST)*E+9	ns
10		EM_OE active low width (EW = 1)	(RST+(EWC*16))*E-9	(RST+(EWC*16))*E	(RST+(EWC*16))*E+9	ns
11	t <sub>d(EMWAITH-EMOEH)</sub>	Delay time from EM_WAITx deasserted to EM_OE high	4E-9	4E	4E+9	ns
			WRITES			
		EMIF write cycle time (EW = 0)	(WS+WST+WH)*E-9	(WS+WST+WH)*E	(WS+WST+WH)*E+9	ns
15	t <sub>c(EMWCYCLE)</sub>	EMIF write cycle time (EW = 1)	(WS+WST+WH+(EWC*16))*E - 9	(WS+WST+WH+(EWC*16))*E	(WS+WST+WH+(EWC*16))*E + 9	ns
40		Output setup time, $\overline{EM\_CS[5:2]}$ low to $\overline{EM\_WE}$ low (SS = 0)	(WS)*E - 9	(WS)*E	(WS)*E + 9	ns
16	t <sub>su(EMCSL-EMWEL)</sub>	Output setup time, $\overline{EM\_CS[5:2]}$ low to $\overline{EM\_WE}$ low (SS = 1)	-9	0	+9	ns
47		Output hold time, $\overline{EM\_WE}$ high to $\overline{EM\_CS[5:2]}$ high (SS = 0)	(WH)*E-9	(WH)*E	(WH)*E+9	ns
17	t <sub>h</sub> (EMWEH-EMCSH)	Output hold time, $\overline{EM\_WE}$ high to $\overline{EM\_CS[5:2]}$ high (SS = 1)	-9	0	+9	ns
18	t <sub>su(EMBAV-EMWEL)</sub>	Output setup time, EM_BA[1:0] valid to EM_WE low	(WS)*E-9	(WS)*E	(WS)*E+9	ns
19	t <sub>h(EMWEH-EMBAIV)</sub>	Output hold time, EM_WE high to EM_BA[1:0] invalid	(WH)*E-9	(WH)*E	(WH)*E+9	ns
20	t <sub>su(EMAV-EMWEL)</sub>	Output setup time, EM_A[20:0] valid to EM_WE low	(WS)*E-9	(WS)*E	(WS)*E+9	ns
21	t <sub>h(EMWEH-EMAIV)</sub>	Output hold time, EM_WE high to EM_A[20:0] invalid	(WH)*E-9	(WH)*E	(WH)*E+9	ns

<sup>(1)</sup> TA = Turn around, RS = Read setup, RST = Read strobe, RH = Read hold, WS = Write setup, WST = Write strobe, WH = Write hold, MEWC = Maximum external wait cycles. These parameters are programmed via the Asynchronous Configuration and Asynchronous Wait Cycle Configuration Registers.

<sup>(2)</sup> E = SYSCLK period in ns, if EMIF is set for "full rate" or E = SYSCLK/2 period in ns, if EMIF is set for "half rate" as defined by bit 14 of the EMIF Status register (0x1001h). For example, when EMIF is set to full rate and SYSCLK is selected and set to 100 MHz, E = 10 ns.

<sup>(3)</sup> EWC = external wait cycles determined by EM\_WAITx input signal. EWC supports the following range of values EWC[256-1]. Note that the maximum wait time before timeout is specified by bit field MEWC in the Asynchronous Wait Cycle Configuration Register.

www.ti.com

# Table 6-13. Switching Characteristics Over Recommended Operating Conditions for EMIF Asynchronous Memory <sup>(1)</sup> (see Figure 6-15 and Figure 6-17) <sup>(3)</sup> (continued)

NO.		PARAMETER	CV <sub>DD</sub> = 1.05 V DV <sub>DDEMIF</sub> = 3.3/2.8/2.5/1.8 V				
			MIN	NOM	MAX		
22		EM_WE active low width (EW = 0)	(WST)*E-9	(WST)*E	(WST)*E+9	ns	
22	<sup>L</sup> w(EMWEL)	EM_WE active low width (EW = 1)	(WST+(EWC*16))*E-9	(WST+(EWC*16))*E	(WST+(EWC*16))*E+9	ns	
23	t <sub>d(EMWAITH-EMWEH)</sub>	Delay time from EM_WAITx deasserted to EM_WE high	3E-9	4E	4E+9	ns	
24	t <sub>su(EMDV-EMWEL)</sub>	Output setup time, EM_D[15:0] valid to EM_WE low	(WS)*E-9	(WS)*E	(WS)*E+9	ns	
25	t <sub>h(EMWEH-EMDIV)</sub>	Output hold time, EM_WE high to EM_D[15:0] invalid	(WH)*E-9	(WH)*E	(WH)*E+9	ns	

6.9.4 EMIF Electrical Data/Timing  $CV_{DD} = 1.3 \text{ V}$ ,  $DV_{DDEMIF} = 3.3/2.8/2.5/1.8 \text{ V}$ 



### Table 6-14. Timing Requirements for EMIF Asynchronous Memory<sup>(1)</sup> (see Figure 6-14, Figure 6-16, and Figure 6-17)

NO.			CV <sub>DD</sub> = 1.3 V DV <sub>DDEMIF</sub> = 3.3/2.8/2.5/1.8 V			UNIT			
			MIN	NOM	MAX				
		READS and WRITES							
2	t <sub>w(EM_WAIT)</sub>	Pulse duration, EM_WAITx assertion and deassertion	2E			ns			
		READS				•			
12	t <sub>su(EMDV-EMOEH)</sub>	Setup time, EM_D[15:0] valid before EM_OE high	11			ns			
13	t <sub>h(EMOEH-EMDIV)</sub>	Hold time, EM_D[15:0] valid after EM_OE high	0			ns			
14	t <sub>su</sub> (EMOEL-EMWAIT)	Setup Time, EM_WAITx asserted before end of Strobe Phase (2)	4E + 5			ns			
	WRITES								
26	t <sub>su</sub> (EMWEL-EMWAIT)	Setup Time, EM_WAITx asserted before end of Strobe Phase <sup>(2)</sup>	4E + 5			ns			

<sup>(1)</sup> E = SYSCLK period in ns, if EMIF is set for "full rate" or E = SYSCLK/2 period in ns, if EMIF is set for "half rate" as defined by bit 14 of the EMIF Status register (0x1001h). For example, when EMIF is set to full rate and SYSCLK is selected and set to 100 MHz, E = 10 ns.

<sup>(2)</sup> Setup before end of STROBE phase (if no extended wait states are inserted) by which EM\_WAITx must be asserted to add extended wait states. Figure 6-16 and Figure 6-17 describe EMIF transactions that include extended wait states inserted during the STROBE phase. However, cycles inserted as part of this extended wait period should not be counted; the 4E requirement is to the start of where the HOLD phase would begin if there were no extended wait cycles.



www.ti.com

### Table 6-15. Switching Characteristics Over Recommended Operating Conditions for EMIF Asynchronous Memory<sup>(1)</sup> (see Figure 6-14, Figure 6-16, and Figure 6-17)

NO.		PARAMETER		CV <sub>DD</sub> = 1.3 V DV <sub>DDEMIF</sub> = 3.3/2.8/2.5/1.8 V		UNIT
			MIN	NOM	MAX	
	•	R	EADS and WRITES			
1	t <sub>d(TURNAROUND)</sub>	Turn around time	(TA)*E - 5	(TA)*E	(TA)*E + 5	ns
	•		READS			
2		EMIF read cycle time (EW = 0)	(RS+RST+RH)*E - 5	(RS+RST+RH)*E	(RS+RST+RH)*E + 5	ns
3	t <sub>c(EMRCYCLE)</sub>	EMIF read cycle time (EW = 1)	(RS+RST+RH+(EWC*16))*E - 5	(RS+RST+RH+(EWC*16))*E	(RS+RST+RH+(EWC*16))*E + 5	ns
4		Output setup time, $\overline{EM\_CS[5:2]}$ low to $\overline{EM\_OE}$ low (SS = 0)	(RS)*E-5	(RS)*E	(RS)*E+5	ns
4	t <sub>su(EMCSL-EMOEL)</sub>	Output setup time, $\overline{EM\_CS[5:2]}$ low to $\overline{EM\_OE}$ low (SS = 1)	-5	0	+5	ns
-	_	Output hold time, $\overline{EM_OE}$ high to $\overline{EM_CS[5:2]}$ high (SS = 0)	(RH)*E - 5	(RH)*E	(RH)*E + 5	ns
5	t <sub>h</sub> (EMOEH-EMCSH)	Output hold time, $\overline{EM_OE}$ high to $\overline{EM_CE[5:2]}$ high (SS = 1)	-5	0	+5	ns
6	t <sub>su(EMBAV-EMOEL)</sub>	Output setup time, EM_BA[1:0] valid to EM_OE low	(RS)*E-5	(RS)*E	(RS)*E+5	ns
7	t <sub>h(EMOEH-EMBAIV)</sub>	Output hold time, EM_OE high to EM_BA[1:0] invalid	(RH)*E-5	(RH)*E	(RH)*E+5	ns
8	t <sub>su(EMAV-EMOEL)</sub>	Output setup time, EM_A[20:0] valid to EM_OE low	(RS)*E-5	(RS)*E	(RS)*E+5	ns
9	t <sub>h(EMOEH-EMAIV)</sub>	Output hold time, EM_OE high to EM_A[20:0] invalid	(RH)*E-5	(RH)*E	(RH)*E+5	ns
40	t <sub>w(EMOEL)</sub>	EM_OE active low width (EW = 0)	(RST)*E-5	(RST)*E	(RST)*E+5	ns
10		EM_OE active low width (EW = 1)	(RST+(EWC*16))*E-5	(RST+(EWC*16))*E	(RST+(EWC*16))*E+5	ns
11	t <sub>d(EMWAITH-EMOEH)</sub>	Delay time from EM_WAITx deasserted to EM_OE high	4E-5	4E	4E+5	ns
			WRITES			
		EMIF write cycle time (EW = 0)	(WS+WST+WH)*E-5	(WS+WST+WH)*E	(WS+WST+WH)*E+5	ns
15	t <sub>c(EMWCYCLE)</sub>	EMIF write cycle time (EW = 1)	(WS+WST+WH+(EWC*16))*E - 5	(WS+WST+WH+(EWC*16))*E	(WS+WST+WH+(EWC*16))*E + 5	ns
40		Output setup time, $\overline{EM\_CS[5:2]}$ low to $\overline{EM\_WE}$ low (SS = 0)	(WS)*E - 5	(WS)*E	(WS)*E + 5	ns
16	t <sub>su(EMCSL-EMWEL)</sub>	Output setup time, $\overline{EM\_CS[5:2]}$ low to $\overline{EM\_WE}$ low (SS = 1)	-5	0	+5	ns
47		Output hold time, $\overline{EM\_WE}$ high to $\overline{EM\_CS[5:2]}$ high (SS = 0)	(WH)*E-5	(WH)*E	(WH)*E+5	ns
17	t <sub>h</sub> (EMWEH-EMCSH)	Output hold time, $\overline{EM\_WE}$ high to $\overline{EM\_CS[5:2]}$ high (SS = 1)	-5	0	+5	ns
18	t <sub>su(EMBAV-EMWEL)</sub>	Output setup time, EM_BA[1:0] valid to EM_WE low	(WS)*E-5	(WS)*E	(WS)*E+5	ns
19	t <sub>h(EMWEH-EMBAIV)</sub>	Output hold time, EM_WE high to EM_BA[1:0] invalid	(WH)*E-5	(WH)*E	(WH)*E+5	ns
20	t <sub>su(EMAV-EMWEL)</sub>	Output setup time, EM_A[20:0] valid to EM_WE low	(WS)*E-5	(WS)*E	(WS)*E+5	ns
21	t <sub>h(EMWEH-EMAIV)</sub>	Output hold time, EM_WE high to EM_A[20:0] invalid	(WH)*E-5	(WH)*E	(WH)*E+5	ns

<sup>(1)</sup> TA = Turn around, RS = Read setup, RST = Read strobe, RH = Read hold, WS = Write setup, WST = Write strobe, WH = Write hold, MEWC = Maximum external wait cycles. These parameters are programmed via the Asynchronous Configuration and Asynchronous Wait Cycle Configuration Registers.

<sup>(2)</sup> E = SYSCLK period in ns, if EMIF is set for "full rate" or E = SYSCLK/2 period in ns, if EMIF is set for "half rate" as defined by bit 14 of the EMIF Status register (0x1001h). For example, when EMIF is set to full rate and SYSCLK is selected and set to 100 MHz, E = 10 ns.

<sup>(3)</sup> EWC = external wait cycles determined by EM\_WAITx input signal. EWC supports the following range of values EWC[256-1]. Note that the maximum wait time before timeout is specified by bit field MEWC in the Asynchronous Wait Cycle Configuration Register.



# Table 6-15. Switching Characteristics Over Recommended Operating Conditions for EMIF Asynchronous Memory (1) (2) (3) (see Figure 6-14, Figure 6-16, and Figure 6-17) (continued)

NO.		PARAMETER	CV <sub>DD</sub> = 1.3 V DV <sub>DDEMIF</sub> = 3.3/2.8/2.5/1.8 V				
			MIN	NOM	MAX		
22		EM_WE active low width (EW = 0)	(WST)*E-5	(WST)*E	(WST)*E+5	ns	
22	<sup>L</sup> w(EMWEL)	EM_WE active low width (EW = 1)	(WST+(EWC*16))*E-5	(WST+(EWC*16))*E	(WST+(EWC*16))*E+5	ns	
23	t <sub>d(EMWAITH-EMWEH)</sub>	Delay time from EM_WAITx deasserted to EM_WE high	3E-5	4E	4E+5	ns	
24	t <sub>su(EMDV-EMWEL)</sub>	Output setup time, EM_D[15:0] valid to EM_WE low	(WS)*E-5	(WS)*E	(WS)*E+5	ns	
25	t <sub>h(EMWEH-EMDIV)</sub>	Output hold time, EM_WE high to EM_D[15:0] invalid	(WH)*E-5	(WH)*E	(WH)*E+5	ns	






Figure 6-14. Asynchronous Memory Read Timing for EMIF




Figure 6-15. Asynchronous Memory Write Timing for EMIF






Figure 6-16. EM\_WAITx Read Timing Requirements




Figure 6-17. EM\_WAITx Write Timing Requirements

www ti com

#### 6.10 Multimedia Card/Secure Digital (MMC/SD)

The VC5505 includes two MMC/SD controllers which are compliant with MMC V3.31, Secure Digital Part 1 Physical Layer Specification V2.0, and Secure Digital Input Output (SDIO) V3.3 specifications. The MMC/SD card controller supports these industry standards and assumes the reader is familiar with these standards.

Each VC5505 MMC/SD Controller has the following features:

- Multimedia Card/Secure Digital (MMC/SD) protocol support
- Programmable clock frequency
- 512 bit Read/Write FIFO to lower system overhead
- Slave DMA transfer capability

The MMC/SD card controller transfers data between the CPU and DMA controller on one side and MMC/SD card on the other side. The CPU and DMA controller can read/write the data in the card by accessing the registers in the MMC/SD controller.

The MMC/SD controller on this device, does not support the SPI mode of operation.

#### 6.10.1 MMC/SD Peripheral Register Description(s)

Table 6-16 and Table 6-17 shows the MMC/SD registers. The MMC/SD0 registers start at address 0x3A00 and the MMC/SD1 registers start at address 0x3B00.



#### Table 6-16. MMC/SD0 Registers

HEX ADDRESS	ACRONYM	
RANGE		REGISTER NAME
3A00h	MMCCTL	MMC Control Register
3A04h	MMCCLK	MMC Memory Clock Control Register
3A08h	MMCST0	MMC Status Register 0
3A0Ch	MMCST1	MMC Status Register 1
3A10h	MMCIM	MMC Interrupt Mask Register
3A14h	MMCTOR	MMC Response Time-Out Register
3A18h	MMCTOD	MMC Data Read Time-Out Register
3A1Ch	MMCBLEN	MMC Block Length Register
3A20h	MMCNBLK	MMC Number of Blocks Register
3A24h	MMCNBLC	MMC Number of Blocks Counter Register
3A28h	MMCDRR1	MMC Data Receive 1 Register
3A29h	MMCDRR2	MMC Data Receive 2 Register
3A2Ch	MMCDXR1	MMC Data Transmit 1 Register
3A2Dh	MMCDXR2	MMC Data Transmit 2 Register
3A30h	MMCCMD	MMC Command Register
3A34h	MMCARGHL	MMC Argument Register
3A38h	MMCRSP0	MMC Response Register 0
3A39h	MMCRSP1	MMC Response Register 1
3A3Ch	MMCRSP2	MMC Response Register 2
3A3Dh	MMCRSP3	MMC Response Register 3
3A40h	MMCRSP4	MMC Response Register 4
3A41h	MMCRSP5	MMC Response Register 5
3A44h	MMCRSP6	MMC Response Register 6
3A45h	MMCRSP7	MMC Response Register 7
3A48h	MMCDRSP	MMC Data Response Register
3A50h	MMCCIDX	MMC Command Index Register
3A64h - 3A70h	-	Reserved
3A74h	MMCFIFOCTL	MMC FIFO Control Register



#### Table 6-17. MMC/SD1 Registers

		<u> </u>
HEX ADDRESS RANGE	ACRONYM	REGISTER NAME
3B00h	MMCCTL	MMC Control Register
3B04h	MMCCLK	MMC Memory Clock Control Register
3B08h	MMCST0	MMC Status Register 0
3B0Ch	MMCST1	MMC Status Register 1
3B10h	MMCIM	MMC Interrupt Mask Register
3B14h	MMCTOR	MMC Response Time-Out Register
3B18h	MMCTOD	MMC Data Read Time-Out Register
3B1Ch	MMCBLEN	MMC Block Length Register
3B20h	MMCNBLK	MMC Number of Blocks Register
3B24h	MMCNBLC	MMC Number of Blocks Counter Register
3B28h	MMCDRR1	MMC Data Receive 1 Register
3B29h	MMCDRR2	MMC Data Receive 2 Register
3B2Ch	MMCDXR1	MMC Data Transmit 1 Register
3B2Dh	MMCDXR2	MMC Data Transmit 2 Register
3B30h	MMCCMD	MMC Command Register
3B34h	MMCARGHL	MMC Argument Register
3B38h	MMCRSP0	MMC Response Register 0
3B39h	MMCRSP1	MMC Response Register 1
3B3Ch	MMCRSP2	MMC Response Register 2
3B3Dh	MMCRSP3	MMC Response Register 3
3B40h	MMCRSP4	MMC Response Register 4
3B41h	MMCRSP5	MMC Response Register 5
3B44h	MMCRSP6	MMC Response Register 6
3B45h	MMCRSP7	MMC Response Register 7
3B48h	MMCDRSP	MMC Data Response Register
3B50h	MMCCIDX	MMC Command Index Register
3B74h	MMCFIFOCTL	MMC FIFO Control Register



#### 6.10.2 MMC/SD Electrical Data/Timing

Table 6-18. Timing Requirements for MMC/SD (see Figure 6-18 and Figure 6-21)

	).		CV <sub>DD</sub> =	CV <sub>DD</sub> = 1.3 V		1.05 V		
NO.			FAST MODE		STD MODE		UNIT	
			MIN	MAX	MIN	MAX		
1	t <sub>su(CMDV-CLKH)</sub>	Setup time, MMCx_CMD data input valid before MMCx_CLK high	3		3		ns	
2	t <sub>h(CLKH-CMDV)</sub>	Hold time, MMCx_CMD data input valid after MMCx_CLK high	3		3		ns	
3	t <sub>su(DATV-CLKH)</sub>	Setup time, MMC_Dx data input valid before MMCx_CLK high	3		3		ns	
4	t <sub>h(CLKH-DATV)</sub>	Hold time, MMC_Dx data input valid after MMCx_CLK high	3		3		ns	

Table 6-19. Switching Characteristics Over Recommended Operating Conditions for MMC Output<sup>(1)</sup> (see Figure 6-18 and Figure 6-21)

		PARAMETER		1.3 V	CV <sub>DD</sub> =	1.05 V	
NO.				MODE	STD MODE		UNIT
			MIN	MAX	MIN	MAX	
7	f <sub>(CLK)</sub>	Operating frequency, MMCx_CLK	0	50 <sup>(2)</sup>	0	25 <sup>(2)</sup>	MHz
8	f <sub>(CLK_ID)</sub>	Identfication mode frequency, MMCx_CLK	0	400	0	400	kHz
9	t <sub>w(CLKL)</sub>	Pulse width, MMCx_CLK low	7		10		ns
10	t <sub>w(CLKH)</sub>	Pulse width, MMCx_CLK high	7		10		ns
11	t <sub>r(CLK)</sub>	Rise time, MMCx_CLK		3		10	ns
12	t <sub>f(CLK)</sub>	Fall time, MMCx_CLK		3		10	ns
13	t <sub>d(MDCLKL-CMDIV)</sub>	Delay time, MMCx_CLK low to MMC_CMD data output invalid	-4		-4		ns
14	t <sub>d(MDCLKL-CMDV)</sub>	Delay time, MMCx_CLK low to MMC_CMD data output valid		4		5	ns
15	t <sub>d(MDCLKL-DATIV)</sub>	Delay time, MMCx_CLK low to MMC_Dx data output invalid	-4		-4		ns
16	t <sub>d(MDCLKL-DATV)</sub>	Delay time, MMCx_CLK low to MMC_Dx data output valid		4		5	ns

- For MMC/SD, the parametric values are measured at DV<sub>DDIO</sub> = 3.3 V or 2.75 V. Use this value or SYS\_CLK/2 whichever is smaller.




Figure 6-18. MMC/SD Host Command Write Timing




Figure 6-19. MMC/SD Card Response Timing

www.ti.com




Figure 6-20. MMC/SD Host Write Timing




Figure 6-21. MMC/SD Data Write Timing



#### 6.11 Real-Time Clock (RTC)

The VC5505 includes a Real-Time Clock (RTC) with its own separated power supply and isolation circuits. The separate supply and isolation circuits allow the RTC to run while the rest of the VC5505 device (Core and I/O) is powered off. All RTC registers are preserved (except for RTC Control and RTC Update Registers) and the counter continues to operate when the device is powered off. The RTC also has the capability to wakeup the device from idle states via alarms, periodic interrupts, or an external WAKEUP input. Additionally, the RTC is able to output an alarm or periodic interrupt on the WAKEUP pin to cause external power management to re-enable power to the DSP Core and I/O.

The VC5505 RTC provides the following features:

- 100-year calendar up to year 2099.
- · Counts seconds, minutes, hours, day of the week, date, month, and year with leap year compensation
- Millisecond time correction
- · Binary-coded-decimal (BCD) representation of time, calendar, and alarm
- 24-hour clock mode
- Second, minute, hour, day, or week alarm interrupt
- · Periodic interrupt: every millisecond, second, minute, hour, or day
- Alarm interrupt: precise time of day
- Single interrupt to the DSP CPU
- 32.768-kHz crystal oscillator with frequency calibration

Control of the RTC is maintained through a set of I/O memory mapped registers (see Table 6-20). Note that any write to these registers will be synchronized to the RTC 32.768-KHz clock; thus, the CPU must run at least 3X faster than the RTC. Writes to these registers will not be evident until the next two 32.768-KHz clock cycles later. Furthermore, if the RTC Oscillator is disabled, no RTC register can be written to.

The RTC has its own power-on-reset (POR) circuit which resets the registers in the RTC core domain when power is first applied to the  $CV_{DD\_RTC}$  power pin. The RTC flops are not reset by the device's RESET pin nor the digital core's POR (powergood signal) which monitors the DSP\_LDOO voltage.

The scratch registers in the RTC can be used to take advantage of this unique reset domain to keep track of when the DSP boots and whether the RTC time registers have already been initialized to the current clock time or whether the software needs to go into a routine to prompt the user to set the time/date.



### 6.11.1 RTC Peripheral Register Description(s)

Table 6-20 shows the RTC registers.

Table 6-20. Real-Time Clock (RTC) Registers

HEX ADDRESS RANGE	ACRONYM	REGISTER NAME
1900h	RTCINTEN	RTC Interrupt Enable Register
1901h	RTCUPDATE	RTC Update Register
1904h	RTCMIL	Milliseconds Register
1905h	RTCMILA	Milliseconds Alarm Register
1908h	RTCSEC	Seconds Register
1909h	RTCSECA	Seconds Alarm Register
190Ch	RTCMIN	Minutes Register
190Dh	RTCMINA	Minutes Alarm Register
1910h	RTCHOUR	Hours Register
1911h	RTCHOURA	Hours Alarm Register
1914h	RTCDAY	Days Register
1915h	RTCDAYA	Days Alarm Register
1918h	RTCMONTH	Months Register
1919h	RTCMONTHA	Months Alarm Register
191Ch	RTCYEAR	Years Register
191Dh	RTCYEARA	Years Alarm Register
1920h	RTCINTFL	RTC Interrupt Flag Register
1921h	RTCNOPWR	RTC Lost Power Status Register
1924h	RTCINTREG	RTC Interrupt Register
1928h	RTCDRIFT	RTC Compensation Register
192Ch	RTCOSC	RTC Oscillator Register
1930h	RTCPMGT	RTC Power Management Register
1960h	RTCSCR1	RTC LSW Scratch Register 1
1961h	RTCSCR2	RTC MSW Scratch Register 2
1964h	RTCSCR3	RTC LSW Scratch Register 3
1965h	RTCSCR4	RTC MSW Scratch Register 4

#### 6.11.1.1 RTC Electrical Data/Timing

For more detailed information on RTC electrical timings, specifically WAKEUP, see the Section 6.7.3, Reset Electrical Data/Timing.



#### 6.12 Inter-Integrated Circuit (I2C)

The inter-integrated circuit (I2C) module provides an interface between VC5505 and other devices compliant with Philips Semiconductors Inter-IC bus (I²C-bus™) specification version 2.1. External components attached to this 2-wire serial bus can transmit/receive 2 to 8-bit data to/from the DSP through the I2C module. The I2C port *does not* support CBUS compatible devices.

The I2C port supports the following features:

- Compatible with Philips I2C Specification Revision 2.1 (January 2000)
- Data Transfer Rate from 10 kbps to 400 kbps (Philips Fast-Mode Rate)
- Noise Filter to Remove Noise 50 ns or Less
- Seven- and Ten-Bit Device Addressing Modes
- Master (Transmit/Receive) and Slave (Transmit/Receive) Functionality
- One Read DMA Event and One Write DMA Event, which can be used by the DMA Controller
- One Interrupt that can be used by the CPU
- Slew-Rate Limited Open-Drain Output Buffers

The I2C module clock must be in the range from 6.7 MHz to 13.3 MHz. This is necessary for proper operation of the I2C module. With the I2C module clock in this range, the noise filters on the SDA and SCL pins suppress noise that has a duration of 50 ns or shorter. The I2C module clock is derived from the DSP clock divided by a programmable prescaler.



#### 6.12.1 I2C Peripheral Register Description(s)

Table 6-21 shows the Inter-Integrated Circuit (I2C) registers.

Table 6-21. Inter-Integrated Circuit (I2C) Registers

HEX ADDRESS RANGE	ACRONYM	REGISTER NAME	
1A00h	ICOAR	I2C Own Address Register	
1A04h	ICIMR	I2C Interrupt Mask Register	
1A08h	ICSTR	I2C Interrupt Status Register	
1A0Ch	ICCLKL	I2C Clock Low-Time Divider Register	
1A10h	ICCLKH	I2C Clock High-Time Divider Register	
1A14h	ICCNT	I2C Data Count Register	
1A18h	ICDRR	I2C Data Receive Register	
1A1Ch	ICSAR	I2C Slave Address Register	
1A20h	ICDXR	I2C Data Transmit Register	
1A24h	ICMDR	I2C Mode Register	
1A28h	ICIVR	I2C Interrupt Vector Register	
1A2Ch	ICEMDR	I2C Extended Mode Register	
1A30h	ICPSC	I2C Prescaler Register	
1A34h	ICPID1	I2C Peripheral Identification Register 1	
1A38h	ICPID2	I2C Peripheral Identification Register 2	



#### 6.12.2 I2C Electrical Data/Timing

Table 6-22. Timing Requirements for I2C Timings<sup>(1)</sup> (see Figure 6-22)

				CV <sub>E</sub>	<sub>DD</sub> = 1.05 V <sub>DD</sub> = 1.3 V		
NO.			STANI		FAST MOI	DE	UNIT
			MIN	MAX	MIN	MAX	
1	t <sub>c(SCL)</sub>	Cycle time, SCL	10		2.5		μs
2	t <sub>su(SCLH-SDAL)</sub>	Setup time, SCL high before SDA low (for a repeated START condition)	4.7		0.6		μs
3	t <sub>h(SCLL-SDAL)</sub>	Hold time, SCL low after SDA low (for a START and a repeated START condition)	4		0.6		μs
4	t <sub>w(SCLL)</sub>	Pulse duration, SCL low	4.7		1.3		μs
5	t <sub>w(SCLH)</sub>	Pulse duration, SCL high	4		0.6		μs
6	t <sub>su(SDAV-SCLH)</sub>	Setup time, SDA valid before SCL high	250		100 <sup>(2)</sup>		ns
7	t <sub>h(SDA-SCLL)</sub>	Hold time, SDA valid after SCL low	0(3)		0(3)	0.9(4)	μs
8	t <sub>w(SDAH)</sub>	Pulse duration, SDA high between STOP and START conditions	4.7		1.3		μs
9	t <sub>r(SDA)</sub>	Rise time, SDA <sup>(5)</sup>		1000	20 + 0.1C <sub>b</sub>	300	ns
10	t <sub>r(SCL)</sub>	Rise time, SCL <sup>(5)</sup>		1000	20 + 0.1C <sub>b</sub>	300	ns
11	t <sub>f(SDA)</sub>	Fall time, SDA (5)		300	20 + 0.1C <sub>b</sub>	300	ns
12	t <sub>f(SCL)</sub>	Fall time, SCL <sup>(5)</sup>		300	20 + 0.1C <sub>b</sub> (6)	300	ns
13	t <sub>su(SCLH-SDAH)</sub>	Setup time, SCL high before SDA high (for STOP condition)	4		0.6		μs
14	t <sub>w(SP)</sub>	Pulse duration, spike (must be suppressed)			0	50	ns
15	C <sub>b</sub> (6)	Capacitive load for each bus line		400		400	pF

- (1) The I2C pins SDA and SCL do not feature fail-safe I/O buffers. These pins could potentially draw current when the device is powered down. Also these pins are not 3.6 V-tolerant (their V<sub>IH</sub> cannot go above DV<sub>DDIO</sub> + 0.3 V).
- A Fast-mode I<sup>2</sup>C-bus<sup>™</sup> device can be used in a Standard-mode I<sup>2</sup>C-bus system, but the requirement t<sub>su(SDA-SCLH)</sub>≥ 250 ns must then be met. This will automatically be the case if the device does not stretch the LOW period of the SCL signal. If such a device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line  $t_r$  max +  $t_{su(SDA-SCLH)}$ = 1000 + 250 = 1250 ns (according to the Standard-mode I<sup>2</sup>C-Bus Specification) before the SCL line is released.
- A device must internally provide a hold time of at least 300 ns for the SDA signal (referred to the V<sub>IHmin</sub> of the SCL signal) to bridge the undefined region of the falling edge of SCL.
- The maximum  $t_{h(SDA-SCLL)}$  has only to be met if the device does not stretch the low period  $[t_{w(SCLL)}]$  of the SCL signal. The rise/fall times are measured at 30% and 70% of DV<sub>DDIO</sub>. The fall time is only slightly influenced by the external bus load  $(C_b)$  and external pullup resistor. However, the rise time (t<sub>i</sub>) is mainly determined by the bus load capacitance and the value of the pullup resistor. The pullup resistor must be selected to meet the I2C rise and fall time values specified.
- C<sub>b</sub> = total capacitance of one bus line in pF. If mixed with HS-mode devices, faster fall-times are allowed.






Figure 6-22. I2C Receive Timings

Table 6-23. Switching Characteristics for I2C Timings<sup>(1)</sup> (see Figure 6-23)

NO.		PARAMETER	STAND MOD		FAST MOD	DE	UNIT
			MIN	MAX	MIN	MAX	
16	t <sub>c(SCL)</sub>	Cycle time, SCL	10		2.5		μs
17	t <sub>d(SCLH-SDAL)</sub>	Delay time, SCL high to SDA low (for a repeated START condition)	4.7		0.6		μs
18	t <sub>d(SDAL-SCLL)</sub>	Delay time, SDA low to SCL low (for a START and a repeated START condition)	4		0.6		μs
19	t <sub>w(SCLL)</sub>	Pulse duration, SCL low	4.7		1.3		μs
20	t <sub>w(SCLH)</sub>	Pulse duration, SCL high	4		0.6		μs
21	t <sub>d(SDAV-SCLH)</sub>	Delay time, SDA valid to SCL high	250		100		ns
22	t <sub>v(SCLL-SDAV)</sub>	Valid time, SDA valid after SCL low	0		0	0.9	μs
23	t <sub>w(SDAH)</sub>	Pulse duration, SDA high between STOP and START conditions	4.7		1.3		μs
24	t <sub>r(SDA)</sub>	Rise time, SDA <sup>(2)</sup>		1000	20 + 0.1C <sub>b</sub>	300	ns
25	t <sub>r(SCL)</sub>	Rise time, SCL <sup>(2)</sup>		1000	20 + 0.1C <sub>b</sub>	300	ns
26	t <sub>f(SDA)</sub>	Fall time, SDA <sup>(2)</sup>		300	20 + 0.1C <sub>b</sub>	300	ns
27	t <sub>f(SCL)</sub>	Fall time, SCL <sup>(2)</sup>		300	20 + 0.1C <sub>b</sub>	300	ns
28	t <sub>d(SCLH-SDAH)</sub>	Delay time, SCL high to SDA high (for STOP condition)	4		0.6		μs
29	C <sub>p</sub>	Capacitance for each I2C pin		10		10	pF

 $C_b$  = total capacitance of one bus line in pF. If mixed with HS-mode devices, faster fall-times are allowed. The rise/fall times are measured at 30% and 70% of  $DV_{DDIO}$ . The fall time is only slightly influenced by the external bus load  $(C_b)$  and external pullup resistor. However, the rise time  $(t_r)$  is mainly determined by the bus load capacitance and the value of the pullup resistor. The pullup resistor must be selected to meet the I2C rise and fall time values specified.






Figure 6-23. I2C Transmit Timings



#### 6.13 Universal Asynchronous Receiver/Transmitter (UART)

The UART performs serial-to-parallel conversions on data received from an external peripheral device and parallel-to-serial conversions on data transmitted to an external peripheral device via a serial bus.

The VC5505 has one UART peripheral with the following features:

- Programmable baud rates (frequency pre-scale values from 1 to 65535)
- Fully programmable serial interface characteristics:
  - 5, 6, 7, or 8-bit characters
  - Even, odd, or no PARITY bit generation and detection
  - 1, 1.5, or 2 STOP bit generation
- 16-byte depth transmitter and receiver FIFOs:
  - The UART can be operated with or without the FIFOs
  - 1, 4, 8, or 14 byte selectable receiver FIFO trigger level for autoflow control and DMA
- DMA signaling capability for both received and transmitted data
- CPU interrupt capability for both received and transmitted data
- · False START bit detection
- Line break generation and detection
- Internal diagnostic capabilities:
  - Loopback controls for communications link fault isolation
  - Break, parity, overrun, and framing error simulation
- Programmable autoflow control using CTS and RTS signals

#### 6.13.1 UART Peripheral Register Description(s)

Table 6-24 shows the UART registers.

Table 6-24. UART Registers

HEX ADDRESS RANGE	ACRONYM	REGISTER NAME
1B00h	RBR	Receiver Buffer Register (read only)
1B00h	THR	Transmitter Holding Register (write only)
1B02h	IER	Interrupt Enable Register
1B04h	IIR	Interrupt Identification Register (read only)
1B04h	FCR	FIFO Control Register (write only)
1B06h	LCR	Line Control Register
1B08h	MCR	Modem Control Register
1B0Ah	LSR	Line Status Register
1B0Ch	MSR	Modem Status Register
1B0Eh	SCR	Scratch Register
1B10h	DLL	Divisor LSB Latch
1B12h	DLH	Divisor MSB Latch
1B18h	PWREMU_MGMT	Power and Emulation Management Register



#### 6.13.2 UART Electrical Data/Timing [Receive/Transmit]

Table 6-25. Timing Requirements for UART Receive<sup>(1)</sup> (see Figure 6-24)

NO.			CV <sub>DD</sub> = 1	.05 V	CV <sub>DD</sub> =	UNIT	
NO.			MIN	MAX	MIN	MAX	ONII
4	t <sub>w(URXDB)</sub>	Pulse duration, receive data bit (UART_RXD) [15/30/100 pF]	U - 3	U + 3	U - 3	U + 3	ns
5	t <sub>w(URXSB)</sub>	Pulse duration, receive start bit [15/30/100 pF]	U - 3	U + 3	U - 3	U + 3	ns

<sup>(1)</sup> U = UART baud time = 1/programmed baud rate.

### Table 6-26. Switching Characteristics Over Recommended Operating Conditions for UART Transmit<sup>(1)</sup> (see Figure 6-24)

NO		CV <sub>DD</sub> =	1.05 V	CV <sub>DD</sub> = 1	UNIT		
NO.		MIN	MAX	MIN	MAX	UNIT	
1	f <sub>(baud)</sub>	Maximum programmable bit rate		3.75		6.25	MHz
2	t <sub>w(UTXDB)</sub>	Pulse duration, transmit data bit (UART_TXD) [15/30/100 pF]	U - 3	U + 3	U - 3	U + 3	ns
3	t <sub>w(UTXSB)</sub>	Pulse duration, transmit start bit [15/30/100 pF]	U - 3	U + 3	U - 3	U + 3	ns

(1) U = UART baud time = 1/programmed baud rate.




Figure 6-24. UART Transmit/Receive Timing



#### 6.14 Inter-IC Sound (I2S)

The VC5505 I2S peripherals allow serial transfer of full-duplex streaming data, usually audio data, between the device and an external I2S peripheral device such as an audio codec.

The VC5505 supports 4 independent dual-channel I2S peripherals, each with the following features:

- Full-duplex (transmit and receive) dual-channel communication
- Double buffered data registers that allow for continuous data streaming
- I2S/Left-justified and DSP data format with a data delay of 1 or 2 bits
- Data word-lengths of 8, 10, 12, 14, 16, 18, 20, 24, or 32 bits
- Ability to sign-extend received data samples for easy use in signal processing algorithms
- Programmable polarity for both frame synchronization and bit clocks
- Stereo (in I2S/Left-justified or DSP data formats) or mono (in DSP data format) mode
- Detection of over-run, under-run, and frame-sync error conditions

#### 6.14.1 I2S Peripheral Register Description(s)

Table 6-27 through Table 6-30 show the I2S0 through I2S3 registers.

#### Table 6-27. I2SO Registers

HEX ADDRESS RANGE	ACRONYM	REGISTER NAME	
2800h	I2S0SCTRL	I2S0 Serializer Control Register	
2804h	I2S0SRATE	I2S0 Sample Rate Generator Register	
2808h	I2S0TXLT0	I2S0 Transmit Left Data 0 Register	
2809h	I2S0TXLT1	I2S0 Transmit Left Data 1 Register	
280Ch	I2S0TXRT0	I2S0 Transmit Right Data 0 Register	
280Dh	I2S0TXRT1	I2S0 Transmit Right Data 1 Register	
2810h	I2S0INTFL	I2S0 Interrupt Flag Register	
2814h	I2S0INTMASK	I2S0 Interrupt Mask Register	
2828h	I2S0RXLT0	I2S0 Receive Left Data 0 Register	
2829h	I2S0RXLT1	I2S0 Receive Left Data 1 Register	
282Ch	I2S0RXRT0	I2S0 Receive Right Data 0 Register	
282Dh	I2S0RXRT1	I2S0 Receive Right Data 1 Register	

#### Table 6-28. I2S1 Registers

HEX ADDRESS RANGE	ACRONYM	REGISTER NAME	
2900h	I2S1SCTRL	I2S1 Serializer Control Register	
2904h	I2S1SRATE	I2S1 Sample Rate Generator Register	
2908h	I2S1TXLT0	I2S1 Transmit Left Data 0 Register	
2909h	I2S1TXLT1	I2S1 Transmit Left Data 1 Register	
290Ch	I2S1TXRT0	I2S1 Transmit Right Data 0 Register	
290Dh	I2S1TXRT1	I2S1 Transmit Right Data 1 Register	
2910h	I2S1INTFL	I2S1 Interrupt Flag Register	
2914h	I2S1INTMASK	I2S1 Interrupt Mask Register	
2928h	I2S1RXLT0	I2S1 Receive Left Data 0 Register	
2929h	I2S1RXLT1	I2S1 Receive Left Data 1 Register	
292Ch	I2S1RXRT0	I2S1 Receive Right Data 0 Register	
292Dh	I2S1RXRT1	I2S1 Receive Right Data 1 Register	



### Table 6-29. I2S2 Registers

HEX ADDRESS RANGE	ACRONYM	REGISTER NAME	
2A00h	I2S2SCTRL	I2S2 Serializer Control Register	
2A04h	I2S2SRATE	I2S2 Sample Rate Generator Register	
2A08h	I2S2TXLT0	I2S2 Transmit Left Data 0 Register	
2A09h	I2S2TXLT1	I2S2 Transmit Left Data 1 Register	
2A0Ch	I2S2TXRT0	I2S2 Transmit Right Data 0 Register	
2A0Dh	I2S2TXRT1	I2S2 Transmit Right Data 1 Register	
2A10h	I2S2INTFL	I2S2 Interrupt Flag Register	
2A14h	I2S2INTMASK	I2S2 Interrupt Mask Register	
2A28h	I2S2RXLT0	I2S2 Receive Left Data 0 Register	
2A29h	I2S2RXLT1	I2S2 Receive Left Data 1 Register	
2A2Ch	I2S2RXRT0	I2S2 Receive Right Data 0 Register	
2A2Dh	I2S2RXRT1	I2S2 Receive Right Data 1 Register	

#### Table 6-30. I2S3 Registers

HEX ADDRESS RANGE	ACRONYM	REGISTER NAME
2B00h	I2S3SCTRL	I2S3 Serializer Control Register
2B04h	I2S3SRATE	I2S3 Sample Rate Generator Register
2B08h	I2S3TXLT0	I2S3 Transmit Left Data 0 Register
2B09h	I2S3TXLT1	I2S3 Transmit Left Data 1 Register
2B0Ch	I2S3TXRT0	I2S3 Transmit Right Data 0 Register
2B0Dh	I2S3TXRT1	I2S3 Transmit Right Data 1 Register
2B10h	I2S3INTFL	I2S3 Interrupt Flag Register
2B14h	I2S3INTMASK	I2S3 Interrupt Mask Register
2B28h	I2S3RXLT0	I2S3 Receive Left Data 0 Register
2B29h	I2S3RXLT1	I2S3 Receive Left Data 1 Register
2B2Ch	I2S3RXRT0	I2S3 Receive Right Data 0 Register
2B2Dh	I2S3RXRT1	I2S3 Receive Right Data 1 Register



#### 6.14.2 I2S Electrical Data/Timing

Table 6-31. Timing Requirements for I2S [I/O = 3.3 V, 2.8 V, and 2.5 V]<sup>(1)</sup> (see Figure 6-25)

			MASTER								
NO.			CV <sub>DD</sub> = 1	1.05 V	CV <sub>DD</sub> =	1.3 V	CV <sub>DD</sub> = 1.	05 V	CV <sub>DD</sub> = 1.	.3 V	UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
1	t <sub>c(CLK)</sub>	Cycle time, I2S_CLK	40 or 2P <sup>(1)</sup> (2)		40 or 2P <sup>(1)</sup> (2)		40 or 2P <sup>(1)</sup> (2)		40 or 2P <sup>(1)</sup> (2)		ns
2	t <sub>w(CLKH)</sub>	Pulse duration, I2S_CLK high	20		20		20		20		ns
3	t <sub>w(CLKL)</sub>	Pulse duration, I2S_CLK low	20		20		20		20		ns
7	t <sub>su(RXV-</sub> CLKH)	Setup time, I2S_RX valid before I2S CLK high (CLKPOL = 0)	5		5		5		5		ns
,	t <sub>su(RXV</sub> -	Setup time, I2S_RX valid before I2S_CLK low (CLKPOL = 1)	5		5		5		5		ns
8	t <sub>h(CLKH-</sub> RXV)	Hold time, I2S_RX valid after I2S_CLK high (CLKPOL = 0)	7		7		2		2		ns
0	t <sub>h(CLKL</sub> -	Hold time, I2S_RX valid after I2S_CLK low (CLKPOL = 1)	7		7		2		2		ns
9	t <sub>su(FSV-</sub> CLKH)	Setup time, I2S_FS valid before I2S_CLK high (CLKPOL = 0)	_		_		15		15		ns
9	t <sub>su(FSV-</sub> CLKL)	Setup time, I2S_FS valid before I2S_CLK low (CLKPOL = 1)	_		_		15		15		ns
10	t <sub>h(CLKH-</sub> FSV)	Hold time, I2S_FS valid after I2S_CLK high (CLKPOL = 0)	_		_		t <sub>w(CLKH)</sub> + 0.6 <sup>(3)</sup>		t <sub>w(CLKH)</sub> + 0.6 <sup>(3)</sup>		ns
10	t <sub>h(CLKL-FSV)</sub>	Hold time, I2S_FS valid after I2S_CLK low (CLKPOL = 1)	_		_		t <sub>w(CLKL)</sub> + 0.6 <sup>(3)</sup>		t <sub>w(CLKL)</sub> + 0.6 <sup>(3)</sup>		ns

<sup>(1)</sup> P = SYSCLK period in ns. For example, when running parts at 100 MHz, use P = 10 ns.

<sup>(2)</sup> Use whichever value is greater.

<sup>(3)</sup> In Slave Mode, I2S\_FS is required to be latched on both edges of I2S input clock (I2S\_CLK).



### Table 6-32. Timing Requirements for I2S [I/O = 1.8 V]<sup>(1)</sup> (see Figure 6-25)

			MASTER				SLAVE				
NO.			CV <sub>DD</sub> = 1.05 V		CV <sub>DD</sub> = 1.3 V		$CV_{DD} = 1.05 V$		CV <sub>DD</sub> = 1.3 V		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
1	t <sub>c(CLK)</sub>	Cycle time, I2S_CLK	50 or 2P <sup>(1)</sup> (2)		40 or 2P <sup>(1)</sup> (2)		50 or 2P <sup>(1)</sup> (2)		40 or 2P <sup>(1)</sup> (2)		ns
2	t <sub>w(CLKH)</sub>	Pulse duration, I2S_CLK high	25		20		25		20		ns
3	t <sub>w(CLKL)</sub>	Pulse duration, I2S_CLK low	25		20		25		20		ns
7	t <sub>su(RXV</sub> -	Setup time, I2S_RX valid before I2S CLK high (CLKPOL = 0)	5		5		5		5		ns
7	t <sub>su(RXV</sub> -	Setup time, I2S_RX valid before I2S_CLK low (CLKPOL = 1)	5		5		5		5		ns
8	t <sub>h(CLKH-</sub> RXV)	Hold time, I2S_RX valid after I2S_CLK high (CLKPOL = 0)	7		7		2		2		ns
8	t <sub>h(CLKL-</sub>	Hold time, I2S_RX valid after I2S_CLK low (CLKPOL = 1)	7		7		2		2		ns
0	t <sub>su(FSV-</sub>	Setup time, I2S_FS valid before I2S_CLK high (CLKPOL = 0)	_		_		15		15		ns
9	t <sub>su(FSV-</sub>	Setup time, I2S_FS valid before I2S_CLK low (CLKPOL = 1)	_		_		15		15		ns
10	t <sub>h(CLKH-</sub> FSV)	Hold time, I2S_FS valid after I2S_CLK high (CLKPOL = 0)	_		_		t <sub>w(CLKH)</sub> + 0.6 <sup>(3)</sup>		t <sub>w(CLKH)</sub> + 0.6 <sup>(3)</sup>		ns
10	t <sub>h(CLKL-FSV)</sub>	Hold time, I2S_FS valid after I2S_CLK low (CLKPOL = 1)	_		_		t <sub>w(CLKL)</sub> + 0.6 <sup>(3)</sup>		t <sub>w(CLKL)</sub> + 0.6 <sup>(3)</sup>		ns

<sup>(1)</sup> P = SYSCLK period in ns. For example, when running parts at 100 MHz, use P = 10 ns.

<sup>2)</sup> Use whichever value is greater.

<sup>(3)</sup> In Slave Mode, I2S\_FS is required to be latched on both edges of I2S input clock (I2S\_CLK).



# Table 6-33. Switching Characteristics Over Recommended Operating Conditions for I2S Output [I/O = 3.3 V, 2.8 V, or 2.5 V] (see Figure 6-25)

			MASTER SLAVE								
NO.	PARAMETER		CV <sub>DD</sub> = 1.05 V		CV <sub>DD</sub> = 1.3 V		CV <sub>DD</sub> = 1.05 V		CV <sub>DD</sub> = 1.3 V		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
1	t <sub>c(CLK)</sub>	Cycle time, I2S_CLK	40 or 2P <sup>(1)</sup> (2)		40 or 2P <sup>(1)</sup> (2)		40 or 2P <sup>(1)</sup> (2)		40 or 2P <sup>(1)</sup> (2)		ns
2	t <sub>w(CLKH)</sub>	Pulse duration, I2S_CLK high (CLKPOL = 0)	20		20		20		20		ns
2	t <sub>w(CLKL)</sub>	Pulse duration, I2S_CLK low (CLKPOL = 1)	20		20		20		20		ns
3	t <sub>w(CLKL)</sub>	Pulse duration, I2S_CLK low (CLKPOL = 0)	20		20		20		20		ns
3	t <sub>w(CLKH)</sub>	Pulse duration, I2S_CLK high (CLKPOL = 1)	20		20		20		20		ns
4	t <sub>dmax(CLKL-DXV)</sub>	Output Delay time, I2S_CLK low to I2S_DX valid (CLKPOL = 0)		15		14		12		12	ns
4	t <sub>dmax(CLKH-DXV)</sub>	Output Delay time, I2S_CLK high to I2S_DX valid (CLKPOL = 1)		15		14		12		12	ns
_	t <sub>oh(DXV-CLKH)</sub>	Output Hold time, I2S_CLK high to I2S_DX invalid (CLKPOL = 0)	0		0		0		0		ns
5	t <sub>oh(DXV-</sub> CLKL)	Output Hold time, I2S_CLK low to I2S_DX invalid (CLKPOL = 1)	0		0		0		0		ns
6	t <sub>dmax(CLKL-FSV)</sub>	Delay time, I2S_CLK low to I2S_FS valid (CLKPOL = 0)		14		14					ns
6	t <sub>dmax(CLKH-</sub> FSV)	Delay time, I2S_CLK high to I2S_FS valid (CLKPOL = 1)		14		14		-		-	ns

<sup>(1)</sup> P = SYSCLK period in ns. For example, when running parts at 100 MHz, use P = 10 ns.

<sup>(2)</sup> Use whichever value is greater.



# Table 6-34. Switching Characteristics Over Recommended Operating Conditions for I2S Output [I/O = 1.8 V] (see Figure 6-25)

	PARAMETER		MASTER				SLAVE				
NO.			CV <sub>DD</sub> = 1.05 V		CV <sub>DD</sub> = 1.3 V		CV <sub>DD</sub> = 1.05 V		CV <sub>DD</sub> = 1.3 V		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
1	t <sub>c(CLK)</sub>	Cycle time, I2S_CLK	50 or 2P <sup>(1)</sup> (2)		40 or 2P <sup>(1)</sup> (2)		50 or 2P <sup>(1)</sup> (2)		40 or 2P <sup>(1)</sup> (2)		ns
2	t <sub>w(CLKH)</sub>	Pulse duration, I2S_CLK high (CLKPOL = 0)	25		20		25		20		ns
2	t <sub>w(CLKL)</sub>	Pulse duration, I2S_CLK low (CLKPOL = 1)	25		20		25		20		ns
3	t <sub>w(CLKL)</sub>	Pulse duration, I2S_CLK low (CLKPOL = 0)	25		20		25		20		ns
3	t <sub>w(CLKH)</sub>	Pulse duration, I2S_CLK high (CLKPOL = 1)	25		20		25		20		ns
_	t <sub>dmax(CLKL-DXV)</sub>	Output Delay time, I2S_CLK low to I2S_DX valid (CLKPOL = 0)		19		14		15		12	ns
4	t <sub>dmax(CLKH-DXV)</sub>	Output Delay time, I2S_CLK high to I2S_DX valid (CLKPOL = 1)		19		14		15		12	ns
-	t <sub>oh(DXV-CLKH)</sub>	Output Hold time, I2S_CLK high to I2S_DX invalid (CLKPOL = 0)	0		0		0		0		ns
5	t <sub>oh(DXV-</sub>	Output Hold time, I2S_CLK low to I2S_DX invalid (CLKPOL = 1)	0		0		0		0		ns
6	t <sub>dmax(CLKL-FSV)</sub>	Delay time, I2S_CLK low to I2S_FS valid (CLKPOL = 0)		14		14		_			ns
6	t <sub>dmax(CLKH-FSV)</sub>	Delay time, I2S_CLK high to I2S_FS valid (CLKPOL = 1)		14		14		_		_	ns

<sup>(1)</sup> P = SYSCLK period in ns. For example, when running parts at 100 MHz, use P = 10 ns.

<sup>(2)</sup> Use whichever value is greater.






Figure 6-25. I2S Input and Output Timings



#### 6.15 Liquid Crystal Display Controller (LCDC)

The VC5505 includes a LCD Interface Display Driver (LIDD) controller.

The LIDD Controller supports the asynchronous LCD interface and has the following features:

· Provides full-timing programmability of control signals and output data

Note: Raster mode is not supported on this device.

The LCD controller is responsible for generating the correct external timing. The DMA engine provides a constant flow of data from the frame buffer(s) to the external LCD panel via the LIDD controller. In addition, CPU access is provided to read and write registers.

#### 6.15.1 LCDC Peripheral Register Description(s)

Table 6-35 shows the LCDC peripheral registers.

Table 6-35. LCD Controller Registers

CPU WORD ACRONYM REGISTER DESCRIPTION	
2E00h LCDREVMIN LCD Minor Revision Register	
2E01h LCDREVMAJ LCD Major Revision Register	
2E04h LCDCR LCD Control Register	
2E08h LCDSR LCD Status Register	
2E0Ch LCDLIDDCR LCD LIDD Control Register	
2E10h LCDLIDDCS0CONFIG0 LCD LIDD CS0 Configuration Register 0	
2E11h LCDLIDDCS0CONFIG1 LCD LIDD CS0 Configuration Register 1	
2E14h LCDLIDDCS0ADDR LCD LIDD CS0 Address Read/Write Register	
2E18h LCDLIDDCS0DATA LCD LIDD CS0 Data Read/Write Register	
2E1Ch LCDLIDDCS1CONFIG0 LCD LIDD CS1 Configuration Register 0	
2E1Dh LCDLIDDCS1CONFIG1 LCD LIDD CS1 Configuration Register 1	
2E20h LCDLIDDCS1ADDR LCD LIDD CS1 Address Read/Write Register	
2E24h LCDLIDDCS1DATA LCD LIDD CS1 Data Read/Write Register	
2E28h – 2E3Ah — Reserved	
2E40h LCDDMACR LCD DMA Control Register	
2E44h LCDDMAFB0BAR0 LCD DMA Frame Buffer 0 Base Address Register 0	
2E45h LCDDMAFB0BAR1 LCD DMA Frame Buffer 0 Base Address Register 1	
2E48h LCDDMAFB0CAR0 LCD DMA Frame Buffer 0 Ceiling Address Register 0	
2E49h LCDDMAFB0CAR1 LCD DMA Frame Buffer 0 Ceiling Address Register 1	
2E4Ch LCDDMAFB1BAR0 LCD DMA Frame Buffer 1 Base Address Register 0	
2E4Dh LCDDMAFB1BAR1 LCD DMA Frame Buffer 1 Base Address Register 1	
2E50h LCDDMAFB1CAR0 LCD DMA Frame Buffer 1 Ceiling Address Register 0	
2E51h LCDDMAFB1CAR1 LCD DMA Frame Buffer 1 Ceiling Address Register 1	



### 6.15.2 LCDC Electrical Data/Timing

Table 6-36. Timing Requirements for LCD LIDD Mode<sup>(1)</sup> (see Figure 6-26 through Figure 6-33)

NO.		CV <sub>DD</sub> =	= 1.05 V	CV <sub>DD</sub>	UNIT	
		MIN	MAX	MIN	MAX	UNIT
16	t <sub>su(LCD_D-CLK)</sub> Setup time, LCD_D[15:0] valid before LCD_CLK rising edge	25		40		ns
17	t <sub>h(CLK-LCD_D)</sub> Hold time, LCD_D[15:0] valid after LCD_CLK rising edge	0		0		ns

<sup>(1)</sup> Over operating free-air temperature range (unless otherwise noted)

### Table 6-37. Switching Characteristics Over Recommended Operating Conditions for LCD LIDD Mode (see Figure 6-26 through Figure 6-33)

NO		DADAMETED	CV <sub>DD</sub> :	= 1.05 V	CV <sub>DD</sub>	= 1.3 V	LINUT	
NO.		PARAMETER	MIN	MAX	MIN	MAX	UNIT	
4	$t_{d(LCD\_D\_V)}$	Delay time, LCD_CLK rising edge to LCD_D[15:0] valid (write)		10		15	ns	
5	$t_{d(LCD\_D\_I)}$	Delay time, LCD_CLK rising edge to LCD_D[15:0] invalid (write)	-6		-6		ns	
6	t <sub>d(LCD_E_A)</sub>	Delay time, LCD_CLK rising edge to LCD_CSx_Ex low		10		15	ns	
7	t <sub>d(LCD_E_I)</sub>	Delay time, LCD_CLKrising edge to LCD_CSx_Ex high	-6		-6		ns	
8	t <sub>d(LCD_A_A)</sub>	Delay time, LCD_CLKrising edge to LCD_RS low		10		15	ns	
9	$t_{d(LCD\_A\_I)}$	Delay time, LCD_CLK rising edge to LCD_RS high	-6		-6		ns	
10	t <sub>d(LCD_W_A)</sub>	Delay time, LCD_CLK rising edge to LCD_RW_WRB low		10		15	ns	
11	t <sub>d(LCD_W_I)</sub>	Delay time, LCD_CLK rising edge to LCD_RW_WRB high	-6		-6		ns	
12	t <sub>d(LCD_STRB_A)</sub>	Delay time, LCD_CLK rising edge to LCD_EN_RDB high		10		15	ns	
13	t <sub>d(LCD_STRB_I)</sub>	Delay time, LCD_CLK rising edge to LCD_EN_RDB low	-6		-6		ns	
14	t <sub>d(LCD_D_Z)</sub>	Delay time, LCD_CLK rising edge to LCD_D[15:0] in 3-state		10		15	ns	
15	t <sub>d(Z_LCD_D)</sub>	Delay time, LCD_CLK rising edge to LCD_D[15:0] valid from 3-state	-6		-6		ns	






Figure 6-26. Character Display HD44780 Write




Figure 6-27. Character Display HD44780 Read






Figure 6-28. Micro-Interface Graphic Display 6800 Write






Figure 6-29. Micro-Interface Graphic Display 6800 Read






Figure 6-30. Micro-Interface Graphic Display 6800 Status






Figure 6-31. Micro-Interface Graphic Display 8080 Write






Figure 6-32. Micro-Interface Graphic Display 8080 Read






Figure 6-33. Micro-Interface Graphic Display 8080 Status



#### 6.15.2.1 10-Bit SAR ADC

The VC5505 includes a 10-bit SAR ADC using a switched capacitor architecture which converts an analog input signal to a digital value at a maximum rate of 62.5-k samples per second (ksps) for use by the DSP. This SAR module supports six channels that are connected to four general purpose analog pins (GPAIN [3:0]) which can be used as general purpose outputs.

The VC5505 SAR supports the following features:

- Up to 62.5 ksps (2-MHz clock with 32 cycles per conversion)
- · Single conversion and continuous back-to-back conversion modes
- Interrupt driven or polling conversion or DMA event generation
- Internal configurable bandgap reference voltages of 1 V or 0.8 V; or external V<sub>ref</sub> of V<sub>DDA ANA</sub>
- One 3.6-V Tolerant analog input (GPAIN0) with internal voltage division for conversion of battery voltage
- Software controlled power down
- · Individually configurable general-purpose digital outputs

#### 6.15.2.1.1 SAR ADC Peripheral Register Description(s)

Table 6-38 shows the SAR ADC peripheral registers.

Table 6-38. SAR Analog Control Registers

CPU WORD ADDRESS	ACRONYM	REGISTER DESCRIPTION
7012h	SARCTRL	SAR A/D Control Register
7014h	SARDATA	SAR A/D Data Register
7016h	SARCLKCTRL	SAR A/D Clock Control Register
7018h	SARPINCTRL	SAR A/D Reference and Pin Control Register
701Ah	SARGPOCTRL	SAR A/D GPO Control Register

#### 6.15.2.1.2 SAR ADC Electrical Data/Timing

Table 6-39. Switching Characteristics Over Recommended Operating Conditions for ADC Characteristics

NO.		C)	UNIT			
			MIN	TYP	MAX	
1	t <sub>C(SCLC)</sub>	Cycle time, ADC internal conversion clock	٠		2	MHz
3	t <sub>d(CONV)</sub>	Delay time, ADC conversion time			32t <sub>C(SCLC)</sub>	ns
4	S <sub>DNL</sub>	Static differential non-linearity error (DNL measured for 9 bits)		±0.6		LSB
5	S <sub>INL</sub>	Static integral non-linearity error		±1		LSB
6	Z <sub>set</sub>	Zero-scale offset error			2	LSB
7	F <sub>set</sub>	Full-scale offset error			2	LSB
8		Analog input impedance	1			МΩ
9		Signal-to-noise ratio		54		dB



#### 6.16 Serial Port Interface (SPI)

The VC5505 serial port interface (SPI) is a high-speed synchronous serial input/output port that allows a serial bit stream of programmed length (1 to 32 bits) to be shifted into and out of the device at a programmed bit-transfer rate. The SPI supports multi-chip operation of up to four SPI slave devices. The SPI can operate as a master device only, slave mode is not supported.

The SPI is normally used for communication between the DSP and external peripherals. Typical applications include an interface to external I/O or peripheral expansion via devices such as shift registers, display drivers, SPI EEPROMs, and analog-to-digital converters.

The SPI has the following features:

- Programmable divider for serial data clock generation
- Four pin interface (SPI\_CLK, SPI\_CSn, SPI\_RX, and SPI\_TX)
- Programmable data length (1 to 32 bits)
- · 4 external chip select signals
- Programmable transfer or frame size (1 to 4096 characters)
- Optional interrupt generation on character completion
- Programmable SPI\_CSn to SPI\_TX delay from 0 to 3 SPI\_CLK cycles
- Programmable signal polarities
- · Programmable active clock edge
- Internal loopback mode for testing

#### 6.16.1 SPI Peripheral Register Description(s)

Table 6-40 shows the SPI registers.

Table 6-40. SPI Module Registers

CPU WORD ADDRESS	ACRONYM	REGISTER NAME	
3000h	SPICDR	Clock Divider Register	
3001h	SPICCR	Clock Control Register	
3002h	SPIDCR1	Device Configuration Register 1	
3003h	SPIDCR2	Device Configuration Register 2	
3004h	SPICMD1	Command Register 1	
3005h	SPICMD2	Command Register 2	
3006h	SPISTAT1	Status Register 1	
3007h	SPISTAT2	Status Register 2	
3008h	SPIDAT1	Data Register 1	
3009h	SPIDAT2	Data Register 2	



### 6.16.2 SPI Electrical Data/Timing

Table 6-41. Timing Requirements for SPI input (see Figure 6-34 through Figure 6-37)

NO.			CV <sub>DD</sub> = 1.05 V		CV <sub>DD</sub> = 1	1.3 V	UNIT
NO.	NO.		MIN	MAX	MIN	MAX	UNIT
5	t <sub>C(SCLK)</sub>	Cycle time, SPI_CLK	66.4 or 4P <sup>(1)</sup> (2)		40 or 4P <sup>(1)</sup> (2)		ns
6	t <sub>w(SCLKH)</sub>	Pulse duration, SPI_CLK high 30 19			ns		
7	t <sub>w(SCLKL)</sub>	Pulse duration, SPI_CLK low	30		19		ns
		Setup time, SPI_RX valid before SPI_CLK high, SPI Mode 0	15		13		ns
8	t <sub>su(SRXV-SCLK)</sub>	Setup time, SPI_RX valid before SPI_CLK low, SPI Mode 1	15		13		ns
0		Setup time, SPI_RX valid before SPI_CLK high, SPI Mode 2	15		13		ns
		Setup time, SPI_RX valid before SPI_CLK high, SPI Mode 3	15		13		ns
		Hold time, SPI_RX vaild after SPI_CLK high, SPI Mode 0	0		0		ns
9	t <sub>h</sub> (SCLK-SRXV)	Hold time, SPI_RX vaild after SPI_CLK low, SPI Mode 1	0		0		ns
9		Hold time, SPI_RX vaild after SPI_CLK low, SPI Mode 2	0		0		ns
		Hold time, SPI_RX vaild after SPI_CLK high, SPI Mode 3	0		0		ns

<sup>(1)</sup> P = SYSCLK period in ns. For example, when running parts at 100 MHz, use P = 10 ns.


Table 6-42. Switching Characteristics Over Recommended Operating Conditions for SPI Outputs (see Figure 6-34 through Figure 6-37)

NO.		PARAMETER		1.05 V	CV <sub>DD</sub> :	= 1.3 V	UNIT
NO.		PARAMETER	MIN	MAX	MIN	MAX	UNII
		Delay time, SPI_CLK low to SPI_TX vaild, SPI Mode 0		8		5	ns
1		Delay time, SPI_CLK high to SPI_TX vaild, SPI Mode 1		8		5	ns
'	<sup>t</sup> d(SCLK-STXV)	Delay time, SPI_CLK high to SPI_TX vaild, SPI Mode 2		8		5	ns
		Delay time, SPI_CLK low to SPI_TX vaild, SPI Mode 3		8		5	ns
		Output hold time, SPI_CLK high to SPI_TX invaild, SPI Mode 0	t <sub>w(SCLKH)</sub> - 4		t <sub>w(SCLKH)</sub> - 4.5		ns
2		Output hold time, SPI_CLK low to SPI_TX invaild, SPI Mode 1	t <sub>w(SCLKL)</sub> - 4		t <sub>w(SCLKL)</sub> - 4.5		ns
2	toh(SCLK-STXIV)	Output hold time, SPI_CLK low to SPI_TX invaild, SPI Mode 2	t <sub>w(SCLKL)</sub> - 4		$t_{w(SCLKL)}$ - 4.5		ns
		Output hold time, SPI_CLK high to SPI_TX invaild, SPI Mode 3	t <sub>w(SCLKH)</sub> - 4		t <sub>w(SCLKH)</sub> - 4.5		ns
3	t <sub>d(SPICS-SCLK)</sub>	Delay time, SPI_CS active to SPI_CLK active		t <sub>C</sub> - 8 + D <sup>(1)</sup>		t <sub>C</sub> - 8 + D <sup>(1)</sup>	ns
4	t <sub>oh(SCLKI-SPICSI)</sub>	Output hold time, SPI_CS inactive to SPI_CLK inactive	0.5t <sub>C</sub> - 2		0.5t <sub>C</sub> - 2		ns

<sup>(1)</sup> D is the programable data delay in ns. Data delay can be programmed to 0, 1, 2, or 3 SPICLK clock cycles.


<sup>(2)</sup> Use whichever value is greater.






- A. Character length is programmable between 1 and 32 bits; 8-bit character length shown.
- B. Polarity of SPI\_CSn is configurable, active-low polarity is shown.

Figure 6-34. SPI Mode 0 Transfer (CKPn = 0, CKPHn = 0)




- A. Character length is programmable between 1 and 32 bits; 8-bit character length shown.
- B. Polarity of SPI\_CSn is configurable, active-low polarity is shown.

Figure 6-35. SPI Mode 1 Transfer (CKPn = 0, CKPHn = 1)



- A. Character length is programmable between 1 and 32 bits; 8-bit character length shown.
- B. Polarity of SPI\_CSn is configurable, active-low polarity is shown.

Figure 6-36. SPI Mode 2 Transfer (CKPn = 1, CKPHn = 0)



- A. Character length is programmable between 1 and 32 bits; 8-bit character length shown.
- B. Polarity of SPI\_CSn is configurable, active-low polarity is shown.

Figure 6-37. SPI Mode 3 Transfer (CKPn = 1, CKPHn = 1)

www ti com

### 6.17 Universal Serial Bus (USB) 2.0 Controller

The VC5505 USB2.0 peripheral supports the following features:

- USB 2.0 peripheral at speeds high-speed (480 Mb/s) and full-speed (12 Mb/s)
- All transfer modes (control, bulk, interrupt, and isochronous asynchronous mode)
- 4 Transmit (TX) and 4 Receive (RX) Endpoints in addition to Control Endpoint 0
- FIFO RAM
  - 4K endpoint
  - Programmable size
- Integrated USB 2.0 High Speed PHY
- RNDIS mode for accelerating RNDIS type protocols using short packet termination over USB

The USB2.0 peripheral on this device, does *not* support:

- Host Mode (Peripheral/Device Modes supported only)
- On-Chip Charge Pump
- On-the-Go (OTG) Mode

## 6.17.1 USB2.0 Peripheral Register Description(s)

Table 6-43 lists of the USB2.0 peripheral registers.

Table 6-43. Universal Serial Bus (USB) Registers (1)

CPU WORD ADDRESS	ACRONYM	REGISTER DESCRIPTION
8000h	REVID1	Revision Identification Register 1
8001h	REVID2	Revision Identification Register 2
8004h	CTRLR	Control Register
8008h	STATR	Status Register
800Ch	EMUR	Emulation Register
8010h	MODER1	Mode Register 1
8011h	MODER2	Mode Register 2
8014h	AUTOREQ	Auto Request Register
8018h	SRPFIXTIME1	SRP Fix Time Register 1
8019h	SRPFIXTIME2	SRP Fix Time Register 2
801Ch	TEARDOWN1	Teardown Register 1
801Dh	TEARDOWN2	Teardown Register 2
8020h	INTSRCR1	USB Interrupt Source Register 1
8021h	INTSRCR2	USB Interrupt Source Register 2
8024h	INTSETR1	USB Interrupt Source Set Register 1
8025h	INTSETR2	USB Interrupt Source Set Register 2
8028h	INTCLRR1	USB Interrupt Source Clear Register 1
8029h	INTCLRR2	USB Interrupt Source Clear Register 2
802Ch	INTMSKR1	USB Interrupt Mask Register 1
802Dh	INTMSKR2	USB Interrupt Mask Register 2
8030h	INTMSKSETR1	USB Interrupt Mask Set Register 1
8031h	INTMSKSETR2	USB Interrupt Mask Set Register 2
8034h	INTMSKCLRR1	USB Interrupt Mask Clear Register 1
8035h	INTMSKCLRR2	USB Interrupt Mask Clear Register 2
8038h	INTMASKEDR1	USB Interrupt Source Masked Register 1

<sup>(1)</sup> Before reading or writing to the USB registers, be sure to set the BYTEMODE bits to "00b" in the USB system control register to enable word accesses to the USB registers.



CPU WORD ADDRESS	ACRONYM	REGISTER DESCRIPTION
8039h	INTMASKEDR2	USB Interrupt Source Masked Register 2
803Ch	EOIR	USB End of Interrupt Register
8040h	INTVECTR1	USB Interrupt Vector Register 1
8041h	INTVECTR2	USB Interrupt Vector Register 2
8050h	GREP1SZR1	Generic RNDIS EP1Size Register 1
8051h	GREP1SZR2	Generic RNDIS EP1Size Register 2
8054h	GREP2SZR1	Generic RNDIS EP2 Size Register 1
8055h	GREP2SZR2	Generic RNDIS EP2 Size Register 2
8058h	GREP3SZR1	Generic RNDIS EP3 Size Register 1
8059h	GREP3SZR2	Generic RNDIS EP3 Size Register 2
805Ch	GREP4SZR1	Generic RNDIS EP4 Size Register 1
805Dh	GREP4SZR2	Generic RNDIS EP4 Size Register 2
		Common USB Registers
8400h	FADDR_POWER	Function Address Register, Power Management Register
8401h	INTRTX	Interrupt Register for Endpoint 0 plus Transmit Endpoints 1 to 4
8404h	INTRRX	Interrupt Register for Receive Endpoints 1 to 4
8405h	INTRTXE	Interrupt enable register for INTRTX
8408h	INTRRXE	Interrupt Enable Register for INTRRX
8409h	INTRUSB_INTRUSBE	Interrupt Register for Common USB Interrupts, Interrupt Enable Register
840Ch	FRAME	Frame Number Register
840Dh	INDEX_TESTMODE	Index Register for Selecting the Endpoint Status and Control Registers, Register to Enable the USB 2.0 Test Modes
		USB Indexed Registers
8410h	TXMAXP_INDX	Maximum Packet Size for Peripheral/Host Transmit Endpoint. (Index register set to select Endpoints 1-4)
8411h	PERI_CSR0_INDX	Control Status Register for Endpoint 0 in Peripheral Mode. (Index register set to select Endpoint 0)
	PERI_TXCSR_INDX	Control Status Register for Peripheral Transmit Endpoint. (Index register set to sele Endpoints 1-4)
8414h	RXMAXP_INDX	Maximum Packet Size for Peripheral/Host Receive Endpoint. (Index register set to select Endpoints 1-4)
8415h	PERI_RXCSR_INDX	Control Status Register for Peripheral Receive Endpoint. (Index register set to sele Endpoints 1-4)
8418h	COUNT0_INDX	Number of Received Bytes in Endpoint 0 FIFO. (Index register set to select Endpoi 0)
	RXCOUNT_INDX	Number of Bytes in Host Receive Endpoint FIFO. (Index register set to select Endpoints 1- 4)
8419h	-	Reserved
841Ch	-	Reserved
841Dh	CONFIGDATA_INDC (Upper byte of 841Dh)	Returns details of core configuration. (index register set to select Endpoint 0)
		USB FIFO Registers
8420h	FIFO0R1	Transmit and Receive FIFO Register 1 for Endpoint 0
8421h	FIFO0R2	Transmit and Receive FIFO Register 2 for Endpoint 0
8424h	FIFO1R1	Transmit and Receive FIFO Register 1 for Endpoint 1
8425h	FIFO1R2	Transmit and Receive FIFO Register 2 for Endpoint 1
8428h	FIFO2R1	Transmit and Receive FIFO Register 1 for Endpoint 2
8429h	FIFO2R2	Transmit and Receive FIFO Register 2 for Endpoint 2
842Ch	FIFO3R1	Transmit and Receive FIFO Register 1 for Endpoint 3



CPU WORD ADDRESS	ACRONYM	REGISTER DESCRIPTION
842Dh	FIFO3R2	Transmit and Receive FIFO Register 2 for Endpoint 3
8430h	FIFO4R1	Transmit and Receive FIFO Register 1 for Endpoint 4
8431h	FIFO4R2	Transmit and Receive FIFO Register 2 for Endpoint 4
		Dynamic FIFO Control Registers
8460h	-	Reserved
8461h	TXFIFOSZ_RXFIFOSZ	Transmit Endpoint FIFO Size, Receive Endpoint FIFO Size (Index register set to select Endpoints 1-4)
8464h	TXFIFOADDR	Transmit Endpoint FIFO Address (Index register set to select Endpoints 1-4)
8465h	RXFIFOADDR	Receive Endpoint FIFO Address (Index register set to select Endpoints 1-4)
846Ch	-	Reserved
	Cor	ntrol and Status Register for Endpoint 0
8500h	-	Reserved
8501h	PERI_CSR0	Control Status Register for Peripheral Endpoint 0
8504h	-	Reserved
8505h	-	Reserved
8508h	COUNT0	Number of Received Bytes in Endpoint 0 FIFO
8509h	-	Reserved
850Ch	-	Reserved
850Dh	CONFIGDATA (Upper byte of 850Dh)	Returns details of core configuration.
	Cor	ntrol and Status Register for Endpoint 1
8510h	TXMAXP	Maximum Packet Size for Peripheral/Host Transmit Endpoint
8511h	PERI_TXCSR	Control Status Register for Peripheral Transmit Endpoint (peripheral mode)
8514h	RXMAXP	Maximum Packet Size for Peripheral/Host Receive Endpoint
8515h	PERI_RXCSR	Control Status Register for Peripheral Receive Endpoint (peripheral mode)
8518h	RXCOUNT	Number of Bytes in the Receiving Endpoint's FIFO
8519h	-	Reserved
851Ch	-	Reserved
851Dh	-	Reserved
	Cor	ntrol and Status Register for Endpoint 2
8520h	TXMAXP	Maximum Packet Size for Peripheral/Host Transmit Endpoint
8521h	PERI_TXCSR	Control Status Register for Peripheral Transmit Endpoint (peripheral mode)
8524h	RXMAXP	Maximum Packet Size for Peripheral/Host Receive Endpoint
8525h	PERI_RXCSR	Control Status Register for Peripheral Receive Endpoint (peripheral mode)
8528h	RXCOUNT	Number of Bytes in Host Receive endpoint FIFO
8529h	-	Reserved
852Ch	-	Reserved
852Dh	-	Reserved
	Cor	ntrol and Status Register for Endpoint 3
8530h	TXMAXP	Maximum Packet Size for Peripheral/Host Transmit Endpoint
8531h	PERI_TXCSR	Control Status Register for Peripheral Transmit Endpoint (peripheral mode)
8534h	RXMAXP	Maximum Packet Size for Peripheral/Host Receive Endpoint
8535h	PERI_RXCSR	Control Status Register for Peripheral Receive Endpoint (peripheral mode)
8538h	RXCOUNT	Number of Bytes in Host Receive endpoint FIFO
8539h	-	Reserved
853Ch	-	Reserved
853Dh	_	Reserved



CPU WORD ADDRESS	ACRONYM	REGISTER DESCRIPTION
	С	ontrol and Status Register for Endpoint 4
8540h	TXMAXP	Maximum Packet Size for Peripheral/Host Transmit Endpoint
8541h	PERI_TXCSR	Control Status Register for Peripheral Transmit Endpoint (peripheral mode)
8544h	RXMAXP	Maximum Packet Size for Peripheral/Host Receive Endpoint
8545h	PERI_RXCSR	Control Status Register for Peripheral Receive Endpoint (peripheral mode)
8548h	RXCOUNT	Number of Bytes in Host Receive endpoint FIFO
8549h	-	Reserved
854Ch	-	Reserved
854Dh	-	Reserved
		CPPI DMA (CMDA) Registers
9000h	-	Reserved
9001h	-	Reserved
9004h	TDFDQ	CDMA Teardown Free Descriptor Queue Control Register
9008h	DMAEMU	CDMA Emulation Control Register
9800h	TXGCR1[0]	Transmit Channel 0 Global Configuration Register 1
9801h	TXGCR2[0]	Transmit Channel 0 Global Configuration Register 2
9808h	RXGCR1[0]	Receive Channel 0 Global Configuration Register 1
9809h	RXGCR2[0]	Receive Channel 0 Global Configuration Register 2
980Ch	RXHPCR1A[0]	Receive Channel 0 Host Packet Configuration Register 1 A
980Dh	RXHPCR2A[0]	Receive Channel 0 Host Packet Configuration Register 2 A
9810h	RXHPCR1B[0]	Receive Channel 0 Host Packet Configuration Register 1 B
9811h	RXHPCR2B[0]	Receive Channel 0 Host Packet Configuration Register 2 B
9820h	TXGCR1[1]	Transmit Channel 1 Global Configuration Register 1
9821h	TXGCR2[1]	Transmit Channel 1 Global Configuration Register 2
9828h	RXGCR1[1]	Receive Channel 1 Global Configuration Register 1
9829h	RXGCR2[1]	Receive Channel 1 Global Configuration Register 2
982Ch	RXHPCR1A[1]	Receive Channel 1 Host Packet Configuration Register 1 A
982Dh	RXHPCR2A[1]	Receive Channel 1 Host Packet Configuration Register 2 A
9830h	RXHPCR1B[1]	Receive Channel 1 Host Packet Configuration Register 1 B
9831h	RXHPCR2B[1]	Receive Channel 1 Host Packet Configuration Register 2 B
9840h	TXGCR1[2]	Transmit Channel 2 Global Configuration Register 1
9841h	TXGCR2[2]	Transmit Channel 2 Global Configuration Register 2
9848h	RXGCR1[2]	Receive Channel 2 Global Configuration Register 1
9849h	RXGCR2[2]	Receive Channel 2 Global Configuration Register 2
984Ch	RXHPCR1A[2]	Receive Channel 2 Host Packet Configuration Register 1 A
984Dh	RXHPCR2A[2]	Receive Channel 2 Host Packet Configuration Register 2 A
9850h	RXHPCR1B[2]	Receive Channel 2 Host Packet Configuration Register 1 B
9851h	RXHPCR2B[2]	Receive Channel 2 Host Packet Configuration Register 2 B
9860h	TXGCR1[3]	Transmit Channel 3 Global Configuration Register 1
9861h	TXGCR2[3]	Transmit Channel 3 Global Configuration Register 2
9868h	RXGCR1[3]	Receive Channel 3 Global Configuration Register 1
9869h	RXGCR2[3]	Receive Channel 3 Global Configuration Register 2
986Ch	RXHPCR1A[3]	Receive Channel 3 Host Packet Configuration Register 1 A
986Dh	RXHPCR2A[3]	Receive Channel 3 Host Packet Configuration Register 2 A
9870h	RXHPCR1B[3]	Receive Channel 3 Host Packet Configuration Register 1 B
9871h	RXHPCR2B[3]	Receive Channel 3 Host Packet Configuration Register 2 B



CPU WORD ADDRESS	ACRONYM	REGISTER DESCRIPTION
A000h	DMA_SCHED_CTRL1	CDMA Scheduler Control Register 1
A001h	DMA_SCHED_CTRL2	CDMA Scheduler Control Register 1
A800h + 4 × N	ENTRYLSW[N]	CDMA Scheduler Table Word N Registers LSW (N = 0 to 63)
A801h + 4 × N	ENTRYMSW[N]	CDMA Scheduler Table Word N Registers MSW (N = 0 to 63)
		Queue Manager (QMGR) Registers
C000h	-	Reserved
C001h	-	Reserved
C008h	DIVERSION1	Queue Manager Queue Diversion Register 1
C009h	DIVERSION2	Queue Manager Queue Diversion Register 2
C020h	FDBSC0	Queue Manager Free Descriptor/Buffer Starvation Count Register 0
C021h	FDBSC1	Queue Manager Free Descriptor/Buffer Starvation Count Register 1
C024h	FDBSC2	Queue Manager Free Descriptor/Buffer Starvation Count Register 2
C025h	FDBSC3	Queue Manager Free Descriptor/Buffer Starvation Count Register 3
C028h	FDBSC4	Queue Manager Free Descriptor/Buffer Starvation Count Register 4
C029h	FDBSC5	Queue Manager Free Descriptor/Buffer Starvation Count Register 5
C02Ch	FDBSC6	Queue Manager Free Descriptor/Buffer Starvation Count Register 6
C02Dh	FDBSC7	Queue Manager Free Descriptor/Buffer Starvation Count Register 7
C080h	LRAM0BASE1	Queue Manager Linking RAM Region 0 Base Address Register 1
C081h	LRAM0BASE2	Queue Manager Linking RAM Region 0 Base Address Register 2
C084h	LRAM0SIZE	Queue Manager Linking RAM Region 0 Size Register
C085h	-	Reserved
C088h	LRAM1BASE1	Queue Manager Linking RAM Region 1 Base Address Register 1
C089h	LRAM1BASE2	Queue Manager Linking RAM Region 1 Base Address Register 2
C090h	PEND0	Queue Manager Queue Pending 0
C091h	PEND1	Queue Manager Queue Pending 1
C094h	PEND2	Queue Manager Queue Pending 2
C095h	PEND3	Queue Manager Queue Pending 3
C098h	PEND4	Queue Manager Queue Pending 4
C099h	PEND5	Queue Manager Queue Pending 5
D000h + 16 × R	QMEMRBASE1[R]	Queue Manager Memory Region $R$ Base Address Register 1 ( $R = 0$ to 15)
D001h + 16 × R	QMEMRBASE2[R]	Queue Manager Memory Region $R$ Base Address Register 2 ( $R = 0$ to 15)
D004h + 16 × R	QMEMRCTRL1[R]	Queue Manager Memory Region $R$ Control Register ( $R = 0$ to 15)
D005h + 16 × R	QMEMRCTRL2[R]	Queue Manager Memory Region $R$ Control Register ( $R = 0$ to 15)
E000h + 16 × N	CTRL1A	Queue Manager Queue N Control Register 1A (N = 0 to 63)
E001h + 16 × N	CTRL2A	Queue Manager Queue N Control Register 2A (N = 0 to 63)
E004h + 16 × N	CTRL1B	Queue Manager Queue N Control Register 1B (N = 0 to 63)
E005h + 16 × $N$	CTRL2B	Queue Manager Queue N Control Register 2B (N = 0 to 63)
E008h + 16 × N	CTRL1C	Queue Manager Queue N Control Register 1C (N = 0 to 63)
E009h + 16 × N	CTRL2C	Queue Manager Queue N Control Register 2C (N = 0 to 63)
E00Ch + 16 × N	CTRL1D	Queue Manager Queue N Control Register 1D (N = 0 to 63)
E00Dh + $16 \times N$	CTRL2D	Queue Manager Queue N Control Register 2D (N = 0 to 63)
E800h + 16 × N	QSTAT1A	Queue Manager Queue $N$ Status Register 1A ( $N = 0$ to 63)
E801h + 16 × N	QSTAT2A	Queue Manager Queue $N$ Status Register 2A ( $N = 0$ to 63)
E804h + 16 × N	QSTAT1B	Queue Manager Queue $N$ Status Register 1B ( $N = 0$ to 63)
E805h + 16 × N	QSTAT2B	Queue Manager Queue $N$ Status Register 2B ( $N = 0$ to 63)
E808h + 16 × N	QSTAT1C	Queue Manager Queue $N$ Status Register 1C ( $N = 0$ to 63)





CPU WORD ADDRESS	ACRONYM	REGISTER DESCRIPTION	
E809h + 16 × N	QSTAT1C	Queue Manager Queue N Status Register 2C (N = 0 to 63)	



### 6.17.2 USB2.0 Electrical Data/Timing

Table 6-44. Switching Characteristics Over Recommended Operating Conditions for USB2.0 (see Figure 6-38)

			CV <sub>DD</sub> = 1.05 V CV <sub>DD</sub> = 1.3 V				
NO.		PARAMETER	FULL SF 12 Mb		HIGH SPEED 480 Mbps <sup>(1)</sup>		UNIT
			MIN	MAX	MIN	MAX	
1	t <sub>r(D)</sub>	Rise time, USB_DP and USB_DM signals (2)	4	20	0.5		ns
2	t <sub>f(D)</sub>	Fall time, USB_DP and USB_DM signals <sup>(2)</sup>	4	20	0.5		ns
3	t <sub>rfM</sub>	Rise/Fall time, matching <sup>(3)</sup>	90	111	-	-	%
4	V <sub>CRS</sub>	Output signal cross-over voltage (2)	1.3	2	_	_	V
7	t <sub>w(EOPT)</sub>	Pulse duration, EOP transmitter <sup>(4)</sup>	160	175	-	-	ns
8	t <sub>w(EOPR)</sub>	Pulse duration, EOP receiver <sup>(4)</sup>	82		-		ns
9	t <sub>(DRATE)</sub>	Data Rate		12		480	Mb/s
10	Z <sub>DRV</sub>	Driver Output Resistance	40.5	49.5	40.5	49.5	Ω
11	Z <sub>INP</sub>	Receiver Input Impedance	100k		-	-	Ω

- (1) For more detailed informaton, see the Universal Serial Bus Specification, Revision 2.0, Chapter 7.
- (2) Full Speed and High Speed  $C_L = 50 \text{ pF}$
- (3)  $t_{RFM} = (t_r/t_f) \times 100$ . [Excluding the first transaction from the Idle state.]
- (4) Must accept as valid EOP




Figure 6-38. USB2.0 Integrated Transceiver Interface Timing



#### 6.18 General-Purpose Timers

The VC5505 has three 32-bit software programmable Timers. Each timer can be used as a general- purpose (GP) timer. Timer2 can be configured as either a GP or a Watchdog (WD) or both. General-purpose timers are typically used to provide interrupts to the CPU to schedule periodic tasks or a delayed task. A watchdog timer is used to reset the CPU in case it gets into an infinite loop. The GP timers are 32-bit timers with a 13-bit prescaler that can divide the CPU clock and uses this scaled value as a reference clock. These timers can be used to generate periodic interrupts. The Watchdog Timer is a 16-bit counter with a 16-bit prescaler used to provide a recovery mechanism for the device in the event of a fault condition, such as a non-exiting code loop.

The VC5505 Timers support the following:

- · 32-bit Programmable Countdown Timer
- 13-bit Prescaler Divider
- Timer Modes:
  - 32-bit General-Purpose Timer
  - 32-bit Watchdog Timer (Timer2 only)
- · Auto Reload Option
- Generates Single Interrupt to CPU (The interrupt is individually latched to determine which timer triggered the interrupt.)
- Generates Active Low Pulse to the Hardware Reset (Watchdog only)
- · Interrupt can be Used for DMA Event

#### 6.18.1 Timers Peripheral Register Description(s)

Table 6-45 through Table 6-48 show the Timer and Watchdog registers.

Table 6-45. Watchdog Timer Registers (Timer2 only)

CPU WORD ADDRESS	ACRONYM	REGISTER DESCRIPTION
1880h	WDKCKLK	Watchdog Kick Lock Register
1882h	WDKICK	Watchdog Kick Register
1884h	WDSVLR	Watchdog Start Value Lock Register
1886h	WDSVR	Watchdog Start Value Register
1888h	WDENLOK	Watchdog Enable Lock Register
188Ah	WDEN	Watchdog Enable Register
188Ch	WDPSLR	Watchdog Prescale Lock Register
188Eh	WDPS	Watchdog Prescale Register

Table 6-46. General-Purpose Timer 0 Registers

CPU WORD ADDRESS	ACRONYM	REGISTER DESCRIPTION	
1810h	TCR	Timer 0 Control Register	
1812h	TIMPRD1	Timer 0 Period Register 1	
1813h	TIMPRD2	Timer 0 Period Register 2	
1814h	TIMCNT1	Timer 0 Counter Register 1	
1815h	TIMCNT2	Timer 0 Counter Register 2	

Table 6-47. General-Purpose Timer 1 Registers

CPU WORD ADDRESS	ACRONYM	REGISTER DESCRIPTION	
1850h	TCR	Timer 1 Control Register	

www ti com

### Table 6-47. General-Purpose Timer 1 Registers (continued)

CPU WORD ADDRESS	ACRONYM	REGISTER DESCRIPTION
1852h	TIMPRD1	Timer 1 Period Register 1
1853h	TIMPRD2	Timer 1 Period Register 2
1854h	TIMCNT1	Timer 1 Counter Register 1
1855h	TIMCNT2	Timer 1 Counter Register 2

## Table 6-48. General-Purpose Timer 2 Registers

CPU WPRD ADDRESS	ACRONYM	REGISTER DESCRIPTION
1890h	TCR	Timer 2 Control Register
1892h	TIMPRD1	Timer 2 Period Register 1
1893h	TIMPRD2	Timer 2 Period Register 2
1894h	TIMCNT1	Timer 2 Counter Register 1
1895h	TIMCNT2	Timer 2 Counter Register 2



### 6.19 General-Purpose Input/Output

The GPIO peripheral provides general-purpose pins that can be configured as either inputs or outputs. When configured as an output, you can write to an internal register to control the state driven on the output pin. When configured as an input, you can detect the state of the input by reading the state of the internal register. The GPIO can also be used to send interrupts to the CPU.

The VC5505 GPIO peripheral supports the following:

- Up to 26 GPIOs plus 1 general-purpose output (XF) and 4 Special-Purpose Outputs for Use With SAR
- · All GPIO pins have internal pulldowns (IPDs) which can be individually disabled
- · Output Set/Clear functionality through writing a single output data register
- All GPIOs can be configured to generate edge detected interrupts to the CPU on either the rising or falling edge

VC5505 GPIO pin functions are multiplexed with various other signals. For more detailed information on what signals are multiplexed with the GPIO and how to configure them, see Section 3.5, Terminal Functions and Section 4, Device Configuration of this document.



## 6.19.1 General-Purpose Input/Output Peripheral Register Description(s)

The external parallel port interface includes a 16-bit general purpose I/O that can be individually programmed as input or output with interrupt capability. Control of the general purpose I/O is maintained through a set of I/O memory-mapped registers shown in Table 6-49.

Table 6-49. GPIO Registers

HEX ADDRESS RANGE	ACRONYM	REGISTER NAME
1C06h	IODIR1	GPIO Direction Register 1
1C07h	IODIR2	GPIO Direction Register 2
1C08h	IOINDATA1	GPIO Data In Register 1
1C09h	IOINDATA2	GPIO Data In Register 2
1C0Ah	IODATAOUT1	GPIO Data Out Register 1
1C0Bh	IODATAOUT2	GPIO Data Out Register 2
1C0Ch	IOINTEDG1	GPIO Interrupt Edge Trigger Enable Register 1
1C0Dh	IOINTEDG2	GPIO Interrupt Edge Trigger Enable Register 2
1C0Eh	IOINTEN1	GPIO Interrupt Enable Register 1
1C0Fh	IOINTEN2	GPIO Interrupt Enable Register 2
1C10h	IOINTFLG1	GPIO Interrupt Flag Register 1
1C11h	IOINTFLG2	GPIO Interrupt Flag Register 2



### 6.19.2 GPIO Peripheral Input/Output Electrical Data/Timing

### Table 6-50. Timing Requirements for GPIO Inputs<sup>(1)</sup> (see Figure 6-39)

NO.			CV <sub>DD</sub> = 1.05 V CV <sub>DD</sub> = 1.3 V	UNIT
			MIN MAX	
1	t <sub>w(ACTIVE)</sub>	Pulse duration, GPIO input/external interrupt pulse active	2C <sup>(1)</sup> (2)	ns
2	t <sub>w(INACTIVE)</sub>	Pulse duration, GPIO input/external interrupt pulse inactive	C <sup>(1)</sup> <sup>(2)</sup>	ns

<sup>(1)</sup> The pulse width given is sufficient to get latched into the GPIO\_IFR register and to generate an interrupt. However, if a user wants to have the device recognize the GPIO changes through software polling of the GPIO Data In (GPIO\_DIN) register, the GPIO duration must be extended to allow the device enough time to access the GPIO register through the internal bus.

(2) C = SYSCLK period in ns. For example, when running parts at 100 MHz, use C = 10 ns.

Table 6-51. Switching Characteristics Over Recommended Operating Conditions for GPIO Outputs (see Figure 6-39)

NO.	PARAMETER	CV <sub>DD</sub> = 1.05 V CV <sub>DD</sub> = 1.3 V	UNIT
		MIN MAX	
3	t <sub>w(GPOH)</sub> Pulse duration, GP[x] output high	3C <sup>(1)</sup> (2)	ns
4	t <sub>w(GPOL)</sub> Pulse duration, GP[x] output low	3C <sup>(1)</sup> (2)	ns

- (1) This parameter value should not be used as a maximum performance specification. Actual performance of back-to-back accesses of the GPIO is dependent upon internal bus activity.
- (2) C = SYSCLK period in ns. For example, when running parts at 100 MHz, use C = 10 ns.




Figure 6-39. GPIO Port Timing



## 6.19.3 GPIO Peripheral Input Latency Electrical Data/Timing

# Table 6-52. Timing Requirements for GPIO Input Latency<sup>(1)</sup>

NO.			CV <sub>DD</sub> = 1.05 V CV <sub>DD</sub> = 1.3 V		UNIT
			MIN	MAX	
		Polling GPIO_DIN register	5		сус
1	t <sub>L(GPI)</sub> Latency, GP[x] input	Polling GPIO_IFR register	7		сус
		Interrupt Detection	8		сус

<sup>(1)</sup> The pulse width given is sufficient to generate a CPU interrupt. However, if a user wants to have VC5505 recognize the GP[x] input changes through software polling of the GPIO register, the GP[x] input duration must be extended to allow device enough time to access the GPIO register through the internal bus.



#### 6.20 IEEE 1149.1 JTAG

The JTAG interface is used for Boundary-Scan testing and emulation of the VC5505 device.

TRST should only to be deasserted when it is necessary to use a JTAG controller to debug the device or exercise the device's boundary scan functionality.


The VC5505 includes an internal pulldown (IPD) on the TRST pin to ensure that TRST will always be asserted upon power up and the device's internal emulation logic will always be properly initialized. It is also recommended that an external pulldown be added to ensure proper device operation when an emulation or boundary scan JTAG controller is not connected to the JTAG pins. JTAG controllers from Texas Instruments actively drive TRST high. However, some third-party JTAG controllers may not drive TRST high but expect the use of a pullup resistor on TRST. When using this type of JTAG controller, assert TRST to initialize the device after powerup and externally drive TRST high before attempting any emulation or boundary scan operations. The VC5505 device will not operate properly if TRST is not asserted low during powerup.

#### 6.20.1 JTAG ID (JTAGID) Register Description(s)

#### Table 6-53. JTAG ID Register

HEX ADDRESS RANGE	ACRONYM	REGISTER NAME	COMMENTS
N/A	JTAGID	JTAG Identification Register	Read-only. Provides 32-bit JTAG ID of the device.

The JTAG ID register is a read-only register that identifies to the customer the JTAG/Device ID. The register hex value for VC5505 is: 0x0009 702F. For the actual register bit names and their associated bit field descriptions, see Figure 6-40 and Table 6-54.



LEGEND: R = Read, W = Write, n = value at reset

Figure 6-40. JTAG ID Register Description - VC5505 Register Value - 0x0009 702F



#### Table 6-54. JTAG ID Register Selection Bit Descriptions

BIT	NAME	DESCRIPTION
31:28	VARIANT	Variant (4-Bit) value. VC5505 value: 0000.
27:12	PART NUMBER	Part Number (16-Bit) value. VC5505 value: 0000 0000 1001 0111.
11:1	MANUFACTURER	Manufacturer (11-Bit) value. VC5505 value: 0000 0010 111.
0	LSB	LSB. This bit is read as a "1" for VC5505.

# 6.20.2 JTAG Test\_port Electrical Data/Timing

Table 6-55. Timing Requirements for JTAG Test Port (see Figure 6-41)

NO.			CV <sub>DD</sub> = 1.05 V CV <sub>DD</sub> = 1.3 V	UNIT
			MIN MAX	
2	t <sub>c(TCK)</sub>	Cycle time, TCK	60	ns
3	t <sub>w(TCKH)</sub>	Pulse duration, TCK high	24	ns
4	t <sub>w(TCKL)</sub>	Pulse duration, TCK low	24	ns
5	t <sub>su(TDIV-TCKH)</sub>	Setup time, TDI valid before TCK high	10	ns
6	t <sub>su(TMSV-TCKH)</sub>	Setup time, TMS valid before TCK high	6	ns
7	t <sub>h(TCKH-TDIV)</sub>	Hold time, TDI valid after TCK high	4	ns
8	t <sub>h(TCKH-TDIV)</sub>	Hold time, TMS valid after TCK high	4	ns

Table 6-56. Switching Characteristics Over Recommended Operating Conditions for JTAG Test Port (see Figure 6-41)

NO.	PARAMETER	CV <sub>DD</sub> = 1.0 CV <sub>DD</sub> = 1.	UNIT	
		MIN	MAX	
1	t <sub>d(TCKL-TDOV)</sub> Delay time, TCK low to TDO valid		28	ns




Figure 6-41. JTAG Test-Port Timing



# 7 Mechanical Packaging and Orderable Information

The following table(s) show the thermal resistance characteristics for the PBGA-ZCH mechanical package.

### 7.1 Thermal Data for ZCH

Table 7-1. Thermal Resistance Characteristics (PBGA Package) [ZCH]

NO.				°C/W <sup>(1)</sup>	AIR FLOW (m/s) <sup>(2)</sup>	
1	RΘ <sub>JC</sub>	Junction-to-case	1S0P	6.74	N/A	
2	RO <sub>JB</sub>	Junction-to-board 1S0P		14.5	N/A	
		Junction-to-board	2S2P	13.8		
3	3 RO <sub>JA</sub>	Junction-to-free air		57.0	0.00	
		Junction-to-free air	2S2P	33.4		
4					0.50	
5	RΘ <sub>JMA</sub>	Junction-to-moving air		1.00		
6				2.00		
7					3.00	
8	Psi <sub>JT</sub>	Junction-to-package top		0.09	0.00	
9				0.50		
10				1.00		
11					2.00	
12				3.00		
13		·		13.7	0.00	
14		Junction-to-board			0.50	
15	Psi <sub>JB</sub>				1.00	
16				2.00		
17					3.00	

<sup>(1)</sup> These measurements were conducted in a JEDEC defined 2S2P system and will change based on environment as well as application. For more information, see these EIA/JEDEC standards – EIA/JESD51-2, Integrated Circuits Thermal Test Method Environment Conditions - Natural Convection (Still Air) and JESD51-7, High Effective Thermal Conductivity Test Board for Leaded Surface Mount Packages.

### 7.2 Packaging Information

The following packaging information and addendum reflect the most current data available for the designated device(s). This data is subject to change without notice and without revision of this document.

<sup>(2)</sup> m/s = meters per second



## PACKAGE OPTION ADDENDUM

11-Sep-2013

#### PACKAGING INFORMATION

www.ti.com

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)		(3)		(4/5)	
TMS320VC5505LZCH	OBSOLETE	NFBGA	ZCH	196		TBD	Call TI	Call TI		TMS320	
										VC5505L	
TMS320VC5505ZCH	NRND	NFBGA	ZCH	196	168	Green (RoHS	SNAGCU	Level-3-260C-168 HR		TMS320	
						& no Sb/Br)				VC5505	
TMX320VC5505AZCH	OBSOLETE	NFBGA	ZCH	196		TBD	Call TI	Call TI			

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.






11-Sep-2013

# ZCH (S-PBGA-N196)

# PLASTIC BALL GRID ARRAY



NOTES:

- A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. nFBGA configuration
  - D. This is a Pb-free solder ball design.



#### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

#### Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive Communications and Telecom **Amplifiers** amplifier.ti.com www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps

DSP **Energy and Lighting** dsp.ti.com www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical logic.ti.com Logic Security www.ti.com/security

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

OMAP Applications Processors <a href="www.ti.com/omap">www.ti.com/omap</a> TI E2E Community <a href="e2e.ti.com">e2e.ti.com</a>

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>