

SN54LVC02A, SN74LVC02A **QUADRUPLE 2-INPUT POSITIVE-NOR GATES**


SCAS280Q-JANUARY 1993-REVISED JULY 2005


FEATURES


- Operate From 1.65 V to 3.6 V
- Specified From -40°C to 85°C, -40°C to 125°C, and -55°C to 125°C
- Inputs Accept Voltages to 5.5 V
- Max t_{nd} of 4.4 ns at 3.3 V
- Typical V_{OLP} (Output Ground Bounce) <0.8 V at V_{CC} = 3.3 V, T_A = 25°C
- Typical V_{OHV} (Output V_{OH} Undershoot) >2 V at V_{CC} = 3.3 V, T_A = 25°C



- **ESD Protection Exceeds JESD 22**
 - 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)
 - 1000-V Charged-Device Model (C101)







NC - No internal connection

DESCRIPTION/ORDERING INFORMATION

The SN54LVC02A quadruple 2-input positive-NOR gate is designed for 2.7-V to 3.6-V V_{CC} operation, and the SN74LVC02A quadruple 2-input positive-NOR gate is designed for 1.65-V to 3.6-V V_{CC} operation.

The LVC02A devices perform the Boolean function $Y = \overline{A + B}$ or $Y = \overline{A \cdot B}$ in positive logic.

T _A	PA	CKAGE ⁽¹⁾	ORDERABLE PART NUMBER	TOP-SIDE MARKING
–40°C to 85°C	QFN – RGY	Reel of 1000	SN74LVC02ARGYR	LC02A
		Tube of 50	SN74LVC02AD	
	SOIC – D	Reel of 2500	SN74LVC02ADR	LVC02A
		Reel of 250	SN74LVC02ADT	
1000 1- 10500	SOP – NS	Reel of 2000	SN74LVC02ANSR	LVC02A
–40°C to 125°C	SSOP – DB	Reel of 2000	SN74LVC02ADBR	LC02A
		Tube of 90	SN74LVC02APW	
	TSSOP – PW	Reel of 2000	SN74LVC02APWR	LC02A
		Reel of 250	SN74LVC02APWT	
	CDIP – J	Tube of 25	SNJ54LVC02AJ	SNJ54LVC02AJ
-55°C to 125°C	CFP – W	Tube of 150	SNJ54LVC02AW	SNJ54LVC02AW
	LCCC – FK	Tube of 55	SNJ54LVC02AFK	SNJ54LVC02AFK

ORDERING INFORMATION

(1) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

SN54LVC02A, SN74LVC02A QUADRUPLE 2-INPUT POSITIVE-NOR GATES

SCAS280Q-JANUARY 1993-REVISED JULY 2005

Texas TRUMENTS www.ti.com

DESCRIPTION/ORDERING INFORMATION (CONTINUED)

Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of these devices as translators in a mixed 3.3-V/5-V system environment.

FUNCTION TABLE (EACH GATE)

INP	INPUTS						
Α	A B						
Н	Х	L					
Х	Н	L					
L	L	Н					

LOGIC DIAGRAM, EACH GATE (POSITIVE LOGIC)



Absolute Maximum Ratings⁽¹⁾

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V _{CC}	Supply voltage range		-0.5	6.5	V
VI	Input voltage range ⁽²⁾		-0.5	6.5	V
Vo	Output voltage range ⁽²⁾⁽³⁾		-0.5	V _{CC} + 0.5	V
I _{IK}	Input clamp current	V ₁ < 0		-50	mA
I _{OK}	Output clamp current	V _O < 0		-50	mA
I _O	Continuous output current			±50	mA
	Continuous current through V_{CC} or GND			±100	mA
		D package ⁽⁴⁾		86	
		DB package ⁽⁴⁾		96	
θ_{JA}	Package thermal impedance	NS package ⁽⁴⁾		76	°C/W
		PW package ⁽⁴⁾		113	
		RGY package ⁽⁵⁾		47	
T _{stg}	Storage temperature range		-65	150	°C
P _{tot}	Power dissipation	$T_A = -40^{\circ}C$ to $125^{\circ}C^{(6)(7)}$		500	mW

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed. (2)

(3) The value of V_{CC} is provided in the recommended operating conditions table.

The package thermal impedance is calculated in accordance with JESD 51-7. (4)

(5) The package thermal impedance is calculated in accordance with JESD 51-5.

(6)

For the D package: above 70°C, the value of P_{tot} derates linearly with 8 mW/K. For the DB, NS, and PW packages: above 60°C, the value of P_{tot} derates linearly with 5.5 mW/K. (7)

SCAS280Q-JANUARY 1993-REVISED JULY 2005

Recommended Operating Conditions⁽¹⁾

			SN54LV	C02A	
			–55°C to	125°C	UNIT
			MIN	MAX	
V	Supply voltage	Operating	2	3.6	V
V _{CC}	Supply voltage	Data retention only	1.5		v
V _{IH}	High-level input voltage	V _{CC} = 2.7 V to 3.6 V	2		V
V _{IL}	Low-level input voltage	$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$		0.8	V
VI	Input voltage		0	5.5	V
Vo	Output voltage		0	V _{CC}	V
		$V_{CC} = 2.7 V$		-12	
I _{OH}	High-level output current	$V_{CC} = 3 V$		-24	mA
		$V_{CC} = 2.7 V$		12	~ ^
I _{OL}	Low-level output current	$V_{CC} = 3 V$		24	mA

(1) All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

Recommended Operating Conditions⁽¹⁾

					SN74L	VC02A			
			T _A = 2	25°C	-40°C	to 85°C	–40°C to	o 125°C	UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
	Supply voltogo	Operating	1.65	3.6	1.65	3.6	1.65	3.6	V
V _{CC}	Supply voltage	Data retention only	1.5		1.5		1.5		v
		V_{CC} = 1.65 V to 1.95 V	$0.65 \times V_{CC}$		$0.65 \times V_{CC}$		$0.65 \times V_{CC}$		
VIH	High-level input voltage	V_{CC} = 2.3 V to 2.7 V	1.7		1.7		1.7		V
	input voltage	$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	2		2		2		
		V_{CC} = 1.65 V to 1.95 V		$0.35 \times V_{CC}$		$0.35 \times V_{CC}$		$0.35 \times V_{CC}$	
VIL	Low-level input voltage	V_{CC} = 2.3 V to 2.7 V		0.7		0.7		0.7	V
	input voltage	V _{CC} = 2.7 V to 3.6 V		0.8		0.8		0.8	
VI	Input voltage		0	5.5	0	5.5	0	5.5	V
Vo	Output voltage		0	V _{CC}	0	V _{CC}	0	V _{CC}	V
		V _{CC} = 1.65 V		-4		-4		-4	
	High-level	V _{CC} = 2.3 V		-8		-8		-8	0
I _{OH}	output current	V _{CC} = 2.7 V		-12		-12		-12	mA
		V _{CC} = 3 V		-24		-24		-24	
		V _{CC} = 1.65 V		4		4		4	
	Low-level	V _{CC} = 2.3 V		8		8		8	A
I _{OL}	output current	V _{CC} = 2.7 V		12		12		12	mA
I		$V_{CC} = 3 V$		24		24		24	

(1) All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

SN54LVC02A, SN74LVC02A QUADRUPLE 2-INPUT POSITIVE-NOR GATES

SCAS280Q-JANUARY 1993-REVISED JULY 2005

Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

			SN54	LVC02A	
PARAMETER	TEST CONDITIONS	V _{cc}	–55°C	UNIT	
			MIN	TYP MAX	
	I _{OH} = -100 μA	2.7 V to 3.6 V	$V_{CC} - 0.2$		
V	L = 12 mA	2.7 V	2.2		v
V _{OH}	$I_{OH} = -12 \text{ mA}$	3 V	2.4		V
	$I_{OH} = -24 \text{ mA}$	3 V	2.2		
	I _{OL} = 100 μA	2.7 V to 3.6 V		0.2	1
V _{OL}	I _{OL} = 12 mA	2.7 V		0.4	· V
	I _{OL} = 24 mA	3 V		0.55	
I _I	$V_1 = 5.5 \text{ V or GND}$	3.6 V		±ť	μΑ
I _{CC}	$V_{I} = V_{CC} \text{ or } \text{GND}, I_{O} = 0$	3.6 V		1(μA
ΔI_{CC}	One input at V_{CC} – 0.6 V, Other inputs at V_{CC} or GND	2.7 V to 3.6 V		500	μA
C _i	$V_1 = V_{CC}$ or GND	3.3 V		5 ⁽¹⁾	pF

(1) $T_A = 25^{\circ}C$

Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

					S	SN74LVC02A				
PAR- AMETER	TEST CONDITIONS	V _{cc}	T _A =	= 25°C		–40°C to 8	35°C	–40°C to 125°C		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
	I _{OH} = −100 μA	1.65 V to 3.6 V	$V_{CC} - 0.2$			V _{CC} – 0.2		$V_{CC} - 0.3$		
	$I_{OH} = -4 \text{ mA}$	1.65 V	1.29			1.2		1.05		
V	I _{OH} = -8 mA	2.3 V	1.9			1.7		1.55		V
V _{OH}	1 10 m 4	2.7 V	2.2			2.2		2.05		v
	I _{OH} = -12 mA	3 V	2.4			2.4		2.25		
	I _{OH} = -24 mA	3 V	2.3			2.2		2		
	I _{OL} = 100 μA	1.65 V to 3.6 V			0.1		0.2		0.3	
	$I_{OL} = 4 \text{ mA}$	1.65 V			0.24		0.45		0.6	
V _{OL}	I _{OL} = 8 mA	2.3 V			0.3		0.7		0.75	V
	I _{OL} = 12 mA	2.7 V			0.4		0.4		0.6	
	I _{OL} = 24 mA	3 V			0.55		0.55		0.8	
l _l	$V_{I} = 5.5 V \text{ or GND}$	3.6 V			±1		±5		±20	μA
I _{CC}	$V_{I} = V_{CC}$ or GND, $I_{O} = 0$	3.6 V			1		10		40	μA
ΔI_{CC}	One input at $V_{CC} - 0.6 V$, Other inputs at V_{CC} or GND	2.7 V to 3.6 V			500		500		5000	μΑ
Ci	$V_{I} = V_{CC}$ or GND	3.3 V		5						pF

Switching Characteristics

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

				SN54LV	C02A	
PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{cc}	−55°C to	125°C	UNIT
	((001101)		MIN	MAX	
+	A or B	×	2.7 V		5.4	20
۲pd	AOIB	F	$3.3 \text{ V} \pm 0.3 \text{ V}$	1	4.4	ns

Switching Characteristics

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

						SI	N74LVC0	2A																
PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{cc}	T,	_λ = 25°C	;	–40°C te	o 85°C	-40°C to	125°C	UNIT													
	(01)	(001101)		MIN	TYP	MAX	MIN	MAX	MIN	MAX														
			1.8 V ± 0.15 V	1	3.8	8.4	1	8.9	1	10.4														
	A or B	Y	Y	2.5 V ± 0.2 V	1	2.9	6.9	1	7.4	1	9.5	~~												
t _{pd}	AUD			1	I	1		I	I	ř	I	г 	I	T	ř	Y	Y	2.7 V	1	3	5.2	1	5.4	1
			3.3 V ± 0.3 V	1	3.6	4.2	1	4.4	1	5.5														
t _{sk(o)}			3.3 V ± 0.3 V					1		1.5	ns													


Operating Characteristics

 $T_A = 25^{\circ}C$

	PARAMETER	TEST CONDITIONS	V _{cc}	TYP	UNIT
			1.8 V	7.5	
C _{pd}	Power dissipation capacitance per gate	f = 10 MHz	2.5 V	8.5	pF
			3.3 V	9.5	

SN54LVC02A, SN74LVC02A QUADRUPLE 2-INPUT POSITIVE-NOR GATES

SCAS280Q-JANUARY 1993-REVISED JULY 2005



PARAMETER MEASUREMENT INFORMATION

Texas

ISTRUMENTS www.ti.com

- NOTES: A. C_L includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω .
 - D. The outputs are measured one at a time, with one transition per measurement.
 - E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
 - F. t_{PZL} and t_{PZH} are the same as t_{en} .
 - G. t_{PLH} and t_{PHL} are the same as t_{pd} .
 - H. All parameters and waveforms are not applicable to all devices.

Figure 1. Load Circuit and Voltage Waveforms



25-Sep-2013

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
5962-9760401Q2A	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	5962- 9760401Q2A SNJ54LVC 02AFK	Samples
5962-9760401QCA	ACTIVE	CDIP	J	14	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-9760401QC A SNJ54LVC02AJ	Samples
5962-9760401QDA	ACTIVE	CFP	W	14	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-9760401QD A SNJ54LVC02AW	Samples
SN74LVC02AD	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LVC02A	Samples
SN74LVC02ADBLE	OBSOLETE	SSOP	DB	14		TBD	Call TI	Call TI	-40 to 125		
SN74LVC02ADBR	ACTIVE	SSOP	DB	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LC02A	Samples
SN74LVC02ADBRG4	ACTIVE	SSOP	DB	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LC02A	Samples
SN74LVC02ADE4	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LVC02A	Samples
SN74LVC02ADG4	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LVC02A	Samples
SN74LVC02ADR	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LVC02A	Samples
SN74LVC02ADRE4	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LVC02A	Samples
SN74LVC02ADRG4	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LVC02A	Samples
SN74LVC02ADT	ACTIVE	SOIC	D	14	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LVC02A	Samples
SN74LVC02ADTE4	ACTIVE	SOIC	D	14	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LVC02A	Samples
SN74LVC02ADTG4	ACTIVE	SOIC	D	14	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LVC02A	Samples
SN74LVC02ANSR	ACTIVE	SO	NS	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LVC02A	Samples



PACKAGE OPTION ADDENDUM

25-Sep-2013

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
SN74LVC02ANSRE4	ACTIVE	SO	NS	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LVC02A	Samples
SN74LVC02ANSRG4	ACTIVE	SO	NS	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LVC02A	Samples
SN74LVC02APW	ACTIVE	TSSOP	PW	14	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LC02A	Samples
SN74LVC02APWE4	ACTIVE	TSSOP	PW	14	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LC02A	Samples
SN74LVC02APWG4	ACTIVE	TSSOP	PW	14	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LC02A	Samples
SN74LVC02APWLE	OBSOLETE	TSSOP	PW	14		TBD	Call TI	Call TI	-40 to 125		
SN74LVC02APWR	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LC02A	Samples
SN74LVC02APWRE4	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LC02A	Samples
SN74LVC02APWRG4	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LC02A	Samples
SN74LVC02APWT	ACTIVE	TSSOP	PW	14	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LC02A	Sample
SN74LVC02APWTE4	ACTIVE	TSSOP	PW	14	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LC02A	Samples
SN74LVC02APWTG4	ACTIVE	TSSOP	PW	14	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LC02A	Samples
SN74LVC02ARGYR	ACTIVE	VQFN	RGY	14	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	LC02A	Samples
SN74LVC02ARGYRG4	ACTIVE	VQFN	RGY	14	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	LC02A	Sample
SNJ54LVC02AFK	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	5962- 9760401Q2A SNJ54LVC 02AFK	Sample
SNJ54LVC02AJ	ACTIVE	CDIP	J	14	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-9760401QC A SNJ54LVC02AJ	Samples
SNJ54LVC02AW	ACTIVE	CFP	W	14	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-9760401QD A SNJ54LVC02AW	Samples



www.ti.com

25-Sep-2013

(1) The marketing status values are defined as follows:
 ACTIVE: Product device recommended for new designs.
 LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
 NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
 PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
 OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN54LVC02A, SN74LVC02A :

Catalog: SN74LVC02A

- Automotive: SN74LVC02A-Q1, SN74LVC02A-Q1
- Enhanced Product: SN74LVC02A-EP



PACKAGE OPTION ADDENDUM

25-Sep-2013

Military: SN54LVC02A

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Automotive Q100 devices qualified for high-reliability automotive applications targeting zero defects
- Enhanced Product Supports Defense, Aerospace and Medical Applications
- Military QML certified for Military and Defense Applications

PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LVC02ADBR	SSOP	DB	14	2000	330.0	16.4	8.2	6.6	2.5	12.0	16.0	Q1
SN74LVC02ADR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
SN74LVC02ADT	SOIC	D	14	250	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
SN74LVC02ANSR	SO	NS	14	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1
SN74LVC02APWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74LVC02APWT	TSSOP	PW	14	250	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74LVC02ARGYR	VQFN	RGY	14	3000	330.0	12.4	3.75	3.75	1.15	8.0	12.0	Q1

Texas Instruments

www.ti.com

PACKAGE MATERIALS INFORMATION

26-Jan-2013



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LVC02ADBR	SSOP	DB	14	2000	367.0	367.0	38.0
SN74LVC02ADR	SOIC	D	14	2500	367.0	367.0	38.0
SN74LVC02ADT	SOIC	D	14	250	367.0	367.0	38.0
SN74LVC02ANSR	SO	NS	14	2000	367.0	367.0	38.0
SN74LVC02APWR	TSSOP	PW	14	2000	367.0	367.0	35.0
SN74LVC02APWT	TSSOP	PW	14	250	367.0	367.0	35.0
SN74LVC02ARGYR	VQFN	RGY	14	3000	367.0	367.0	35.0

J (R-GDIP-T**) 14 LEADS SHOWN

CERAMIC DUAL IN-LINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

W (R-GDFP-F14)

CERAMIC DUAL FLATPACK



- A. All linear dimensions are in inches (millimeters).
 - B. This drawing is subject to change without notice.
 - C. This package can be hermetically sealed with a ceramic lid using glass frit.
 - D. Index point is provided on cap for terminal identification only.
 - E. Falls within MIL STD 1835 GDFP1-F14 and JEDEC MO-092AB



LEADLESS CERAMIC CHIP CARRIER

FK (S-CQCC-N**) 28 TERMINAL SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

- C. This package can be hermetically sealed with a metal lid.
- D. Falls within JEDEC MS-004



D (R-PDSO-G14)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AB.





NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
 E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



PW (R-PDSO-G14)

PLASTIC SMALL OUTLINE



A. An integration of the information o

Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.

Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.

E. Falls within JEDEC MO-153



PW (R-PDSO-G14)

PLASTIC SMALL OUTLINE



- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



MECHANICAL DATA



- D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- earrow Pin 1 identifiers are located on both top and bottom of the package and within the zone indicated.
- The Pin 1 identifiers are either a molded, marked, or metal feature.
- G. Package complies to JEDEC MO-241 variation BA.



RGY (S-PVQFN-N14)

PLASTIC QUAD FLATPACK NO-LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).


For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



NOTE: All linear dimensions are in millimeters





NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.

D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat-Pack QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com http://www.ti.com.

- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.



MECHANICAL DATA

PLASTIC SMALL-OUTLINE PACKAGE

0,51 0,35 ⊕0,25⊛ 1,27 8 14 0,15 NOM 5,60 8,20 5,00 7,40 \bigcirc Gage Plane ₽ 0,25 7 1 1,05 0,55 0-10 Δ 0,15 0,05 Seating Plane — 2,00 MAX 0,10PINS ** 14 16 20 24 DIM 10,50 10,50 12,90 15,30 A MAX A MIN 9,90 9,90 12,30 14,70 4040062/C 03/03

NOTES: A. All linear dimensions are in millimeters.

NS (R-PDSO-G**)

14-PINS SHOWN

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



MECHANICAL DATA

MSSO002E - JANUARY 1995 - REVISED DECEMBER 2001

DB (R-PDSO-G**)

PLASTIC SMALL-OUTLINE

28 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-150



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications				
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive			
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications			
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers			
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps			
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy			
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial			
Interface	interface.ti.com	Medical	www.ti.com/medical			
Logic	logic.ti.com	Security	www.ti.com/security			
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense			
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video			
RFID	www.ti-rfid.com					
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com			
Wireless Connectivity	www.ti.com/wirelessconnectivity					

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2013, Texas Instruments Incorporated