www.ti.com

SCLS373J-MAY 1996-REVISED JULY 2013

## 8-BIT SHIFT REGISTERS WITH 3-STATE OUTPUT REGISTERS

Check for Samples: SN54AHC595, SN74AHC595

#### **FEATURES**


- Operating Range 2-V to 5.5-V V<sub>CC</sub>
- 8-Bit Serial-In, Parallel-Out Shift
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
  - 2000-V Human-Body Model (A114-A)
  - 200-V Machine Model (A115-A)
  - 1000-V Charged-Device Model (C101)

# **DESCRIPTION**The 'AHC595 de

The 'AHC595 devices contain an 8-bit serial-in, parallel-out shift register that feeds an 8-bit D-type storage register. The storage register has parallel 3-state outputs. Separate clocks are provided for both the shift and storage registers. The shift register has a direct overriding clear (SRCLR) input, serial (SER) input, and a serial output for cascading. When the output-enable (OE) input is high, all outputs, except QH', are in the high-impedance state.


Both the shift-register clock (SRCLK) and storageregister clock (RCLK) are positive-edge triggered. If both clocks are connected together, the shift register always is one clock pulse ahead of the storage register.

SN54AHC595 . . . J OR W PACKAGE SN74AHC595 . . . D, DB, N, NS, OR PW PACKAGE (TOP VIEW)  $Q_{B} \begin{bmatrix} 1 & & & \\ & 1 & & \\ & & & 16 \end{bmatrix} V_{CC}$ 




NC - No internal connection

# $\begin{array}{c} \textbf{SN54AHC595} \dots \textbf{FK PACKAGE} \\ \textbf{(TOP VIEW)} \\ \\ \bigcirc \bigcirc$



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.






## **FUNCTION TABLE**

		INPUTS			
SER	SRCLK	SRCLR	RCLK	ŌĒ	FUNCTION
Х	Х	Х	Х	Н	Outputs Q <sub>A</sub> -Q <sub>H</sub> are disabled.
Χ	X	X	X	L	Outputs Q <sub>A</sub> -Q <sub>H</sub> are enabled.
Χ	X	L	X	Χ	Shift register is cleared.
L	<b>↑</b>	Н	Х	Х	First stage of the shift register goes low. Other stages store the data of previous stage, respectively.
Н	<b>↑</b>	Н	Х	Х	X First stage of the shift register goes high. Other stages store the data of previous stage, respectively.
Х	Х	Х	<b>↑</b>	Х	Shift-register data is stored into the storage register.




## LOGIC DIAGRAM (POSITIVE LOGIC)



Pin numbers shown are for the D, DB, J, N, NS, PW, and W packages.





NOTE: implies that the output is in 3-State mode.

www.ti.com

#### **ABSOLUTE MAXIMUM RATINGS**

over operating free-air temperature range (unless otherwise noted)(1)

		VALUE	UNIT
Supply voltage range, V <sub>CC</sub>		-0.5 to 7	V
Input voltage range, V <sub>I</sub> <sup>(2)</sup>		-0.5 to 7	V
Output voltage range, V <sub>O</sub> <sup>(2)</sup>		-0.5 to V <sub>CC</sub> + 0.5	V
Input clamp current, I <sub>IK</sub> (V <sub>I</sub> < 0)		-20	mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ or $V_O$	> V <sub>CC</sub> )	±20	mA
Continuous output current, $I_O$ ( $V_O = 0$ to	V <sub>CC</sub> )	±25	mA
Continuous current through V <sub>CC</sub> or GND		±75	mA
	D package <sup>(3)</sup>	73	
	DB package <sup>(3)</sup>	82	
Package thermal impedance, $\theta_{JA}$	N package <sup>(3)</sup>	67	°C/W
	NS package (3)	64	
	PW package (3)	108	
Storage temperature range, T <sub>stq</sub>		-65 to 150	°C

<sup>(1)</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## RECOMMENDED OPERATING CONDITIONS(1)

			SN54AHC	595 <sup>(2)</sup>	SN74AH	C595	UNIT	
			MIN	MAX	MIN	MAX	UNII	
V <sub>CC</sub>	Supply voltage		2	5.5	2	5.5	V	
		V <sub>CC</sub> = 2 V	1.5		1.5			
$V_{IH}$	High-level input voltage	V <sub>CC</sub> = 3V	2.1		2.1		V	
		V <sub>CC</sub> = 5.5 V	3.85		3.85			
		V <sub>CC</sub> = 2 V		0.5		0.5		
$V_{IL}$	Low-level Input voltage	V <sub>CC</sub> = 3 V		0.9		0.9	V	
		V <sub>CC</sub> = 5.5 V		1.65		1.65		
$V_{I}$	Input voltage		0	5.5	0	5.5	V	
Vo	Output voltage		0	$V_{CC}$	0	$V_{CC}$	V	
		V <sub>CC</sub> = 2 V		-50		-50		
I <sub>OH</sub>	High-level output current	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$		-4		-4	mA	
		$V_{CC} = 5 V \pm 0.5 V$		-8		-8		
		V <sub>CC</sub> = 2 V		50		50		
I <sub>OL</sub>	Low-level output current	$V_{CC}$ = 3.3 V ± 0.3 V		4		4	mA	
		$V_{CC} = 5 V \pm 0.5 V$		8		8		
A+/A.,	Input Transition via a or fall rate	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$		100		100	no/\/	
Δt/Δv	Input Transition rise or fall rate	$V_{CC} = 5 \text{ V} \pm 0.5 \text{ V}$		20		20	ns/V	
T <sub>A</sub>	Operating free-air temperature		-55	125	-40	125	°C	

<sup>(1)</sup> All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

<sup>(2)</sup> The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

<sup>(3)</sup> The package thermal impedance is calculated in accordance with JESD 51-7.

Product Preview.



## **ELECTRICAL CHARACTERISTICS**

over operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V <sub>cc</sub>	Т,	<sub>A</sub> = 25°C		-55°C TO SN54AHC		-40°C TO 85°C SN74AHC595		-40°C TO 125°C Recommended SN74AHC595		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
		2 V	1.9	2		1.9		1.9		1.9		
	$I_{OH} = -50 \mu A$	3 V	2.9	3		2.9		2.9		2.9		
$V_{OH}$		4.5 V	4.4	4.5		4.4		4.4		4.4		V
	$I_{OH} = -4 \text{ mA}$	3 V	2.58			2.48		2.48		2.48		
	I <sub>OH</sub> = -8 mA	4.5 V	3.94			3.8		3.8		3.8		
		2 V			0.1		0.1		0.1		0.1	
	$I_{OL} = 50 \mu A$	3 V			0.1		0.1		0.1		0.1	
$V_{OL}$		4.5 V			0.1		0.1		0.1		0.1	V
*OL	I <sub>OH</sub> = 4 mA	3 V			0.36		0.5		0.44		0.44	
	I <sub>OH</sub> = 8 mA	4.5 V			0.36		0.5		0.44		0.44	
I <sub>I</sub>	V <sub>I</sub> = 5.5 V or GND	0 V to 5.5 V			±0.1		±1 <sup>(2)</sup>		±1		±1	μΑ
l <sub>oz</sub>	$ \begin{array}{c c} V_I = V_{CC} \text{ or } \\ GND, \\ V_O = V_{CC} \text{ or } \\ GND, \\ \overline{OE} = V_{IH} \text{ or } \\ V_{IL}, \end{array} $	5.5 V			±0.25		±2.5		±2.5		±2.5	
Icc	$V_I = V_{CC}$ or $I_O = 0$	5.5 V			4		40		40		40	μA
Ci	V <sub>I</sub> = V <sub>CC</sub> or GND	5 V		3	10				10			pF
Co	$V_O = V_{CC}$ or GND,	5 V		5.5								

<sup>(1)</sup> Product Preview.

#### **TIMING REQUIREMENTS**

over recommended operating free-air temperature range, VCC = 3.3 V ± 0.3 V (unless otherwise noted) (see Figure 1)

			T <sub>A</sub> = 2	5°C	–55°C TO 125°C SN54AHC595 <sup>(1)</sup>		-40°C TO 85°C SN74AHC595		-40°C TO 125°C Recommended SN74AHC595		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
		SRCLK high or low	5		5		5		6		
t <sub>W</sub>	Pulse duration	RCLK high or low	5		5		5		6		ns
		SRCLR low	5		5		5		6.5		
		SER before SRCLK↑	3.5		3.5		3.5		4.5		
		SRCLK↑ before RCLK↑ (2)	8		8.5		8.5		9.5		
t <sub>su</sub>	Setup time	SRCLR low before RCLK↑	8		9		9		10		ns
		SRCLR high (inactive) before SRCLK↑	3		3		3		4		
t <sub>h</sub>	Hold time	SER after SRCLK↑	1.5		1.5		1.5		2.5		ns

Product Preview.

Submit Documentation Feedback

<sup>(2)</sup> On products compliant to MIL-PRF-38535, this parameter is not production tested at VCC = 0 V.

<sup>(2)</sup> This setup time allows the storage register to receive stable data from the shift register. The clocks can be tied together, in which case the shift register is one clock pulse ahead of the storage register.

www.ti.com

## **TIMING REQUIREMENTS**

over recommended operating free-air temperature range, VCC = 5 V ± 0.5 V (unless otherwise noted) (see Figure 1)

			T <sub>A</sub> = 2	T <sub>A</sub> = 25°C		–55°C TO 125°C SN54AHC595 <sup>(1)</sup>		85°C C595	-40°C TO 125°C Recommended SN74AHC595		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
		SRCLK high or low	5		5		5		6		
t <sub>W</sub>	Pulse duration	RCLK high or low	5		5		5		6		ns
		SRCLR low	5		5		5		6.2		
		SER before SRCLK↑	3		3		3		4		
		SRCLK↑ before RCLK↑ <sup>(2)</sup>	5		5		5		6		
t <sub>su</sub>	Setup time	SRCLR low before RCLK↑	5		5		5		6		ns
		SRCLR high (inactive) before SRCLK↑	2.5		2.5		2.5		3.5		
t <sub>h</sub>	Hold time	SER after SRCLK↑	2		2		2		3		ns

<sup>(1)</sup> Product Preview.

#### **SWITCHING CHARACTERISTICS**

over recommended operating free-air temperature range,  $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$  (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	LOAD CAPACITANC	Т	<sub>A</sub> = 25°C		-55°0 125 SN54A	5°C	-40° 85 SN74A	°C	-40°C TO Recommo SN74AH	ended	UNIT
	, ,		E	MIN	TYP	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
			C <sub>L</sub> = 15 pF	80 <sup>(1)</sup>	120 <sup>(1)</sup>		70 <sup>(1)</sup>		70		60		NAL 1-
f <sub>max</sub>			C <sub>L</sub> = 50 pF	55	105		50		50		40		MHz
t <sub>PLH</sub>	DOLK	0 0	0 45 5		6 <sup>(1)</sup>	11.9 <sup>(1)</sup>	1 <sup>(1)</sup>	13.5 <sup>(1</sup>	1	13.5	1	14.9	
t <sub>PHL</sub>	RCLK	$Q_A - Q_H$	C <sub>L</sub> = 15 pF		6 <sup>(1)</sup>	11.9 <sup>(1)</sup>	1 <sup>(1)</sup>	13.5 <sup>(1</sup>	1	13.5	1	14.9	ns
t <sub>PLH</sub>	CDCLK		0 45 - 5		6.6 <sup>(1)</sup>	13 <sup>(1)</sup>	1 <sup>(1)</sup>	15 <sup>(1)</sup>	1	15	1	16.4	
t <sub>PHL</sub>	SRCLK	Q <sub>H</sub>	$C_L = 15 pF$		6.6 <sup>(1)</sup>	13 <sup>(1)</sup>	1 <sup>(1)</sup>	15 <sup>(1)</sup>	1	15	1	16.4	ns
t <sub>PHL</sub>	SRCLR	Q <sub>H</sub>	C <sub>L</sub> = 15 pF		6.2 <sup>(1)</sup>	12.8 <sup>(1)</sup>	1 <sup>(1)</sup>	13.7(1	1	13.7	1	15	ns
t <sub>PZH</sub>			0 15 5		6 <sup>(1)</sup>	11.5 <sup>(1)</sup>	1 <sup>(1)</sup>	13.5 <sup>(1</sup>	1	13.5	1	14.9	
t <sub>PZL</sub>	ŌĒ	$Q_A - Q_H$	C <sub>L</sub> = 15 pF		7.8 <sup>(1)</sup>	11.5 <sup>(1)</sup>	1 <sup>(1)</sup>	13.5 <sup>(1</sup>	1	13.5	1	14.9	ns
t <sub>PLH</sub>	DOLL	0 0	0 50 5		7.9	15.4	1	17	1	17	1	18.6	
t <sub>PHL</sub>	RCLK	$Q_A - Q_H$	$C_L = 50 \text{ pF}$		7.9	15.4	1	17	1	17	1	18.6	ns
t <sub>PLH</sub>	SRCLK		0 50 - 5		9.2	16.5	1	18.5	1	18.5	1	20	
t <sub>PHL</sub>	SKULK	Q <sub>H</sub>	$C_L = 50 \text{ pF}$		9.2	16.5	1	18.5	1	18.5	1	20	ns
t <sub>PHL</sub>	SRCLR	Q <sub>H</sub>	C <sub>L</sub> = 50 pF		9	16.3	1	17.2	1	17.2	1	18.7	ns
t <sub>PZH</sub>	ŌĒ	0 0	C		7.8	15	1	17	1	17	1	18.6	
t <sub>PZL</sub>	OE .	$Q_A - Q_H$	$C_L = 50 \text{ pF}$		9.6	15	1	17	1	17	1	18.6	ns
t <sub>PHZ</sub>	ŌĒ	0 0	C = 50 pF		8.1	15.7	1	16.2	1	16.2	1	17.4	no
t <sub>PLZ</sub>	UE	$Q_A - Q_H$	C <sub>L</sub> = 50 pF		9.3	15.7	1	16.2	1	16.2	1	17.4	ns

<sup>(1)</sup> On products compliant to MIL-PRF-38535, this parameter is not production tested.

<sup>(2)</sup> This setup time allows the storage register to receive stable data from the shift register. The clocks can be tied together, in which case the shift register is one clock pulse ahead of the storage register.



## **SWITCHING CHARACTERISTICS**

over recommended operating free-air temperature range,  $V_{CC}$  = 5 V  $\pm$  0.5 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	TO (OUTPUT)	LOAD	T <sub>A</sub>	= 25°C		-55°C TO SN54A	O 125°C HC595	–40°C T SN74A		UNIT
	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	
			C <sub>L</sub> = 15 pF	135 <sup>(1)</sup>	170 <sup>(1)</sup>		115 <sup>(1)</sup>		115		NAL 1-
f <sub>max</sub>			C <sub>L</sub> = 50 pF	95	140		85		85		MHz
t <sub>PLH</sub>	DOLK	0 0	0 45 -5		4.3(1)	7.4 <sup>(1)</sup>	1 <sup>(1)</sup>	8.5 <sup>(1)</sup>	1	8.5	
t <sub>PHL</sub>	RCLK	$Q_A - Q_H$	C <sub>L</sub> = 15 pF		4.3 <sup>(1)</sup>	7.4 <sup>(1)</sup>	1 <sup>(1)</sup>	8.5 <sup>(1)</sup>	1	8.5	ns
t <sub>PLH</sub>	CDCLK	0	C 15 pF		4.5 <sup>(1)</sup>	8.2 <sup>(1)</sup>	1 <sup>(1)</sup>	9.4 <sup>(1)</sup>	1	9.4	
t <sub>PHL</sub>	SRCLK	Q <sub>H'</sub>	C <sub>L</sub> = 15 pF		4.5 <sup>(1)</sup>	8.2 <sup>(1)</sup>	1 <sup>(1)</sup>	9.4 <sup>(1)</sup>	1	9.4	ns
t <sub>PHL</sub>	SRCLR	Q <sub>H</sub>	C <sub>L</sub> = 15 pF		4.5 <sup>(1)</sup>	8 <sup>(1)</sup>	1 <sup>(1)</sup>	9.1 <sup>(1)</sup>	1	9.1	ns
t <sub>PZH</sub>	ŌĒ	0 0	C 45 pF		4.3 <sup>(1)</sup>	8.6 <sup>(1)</sup>	1 <sup>(1)</sup>	10 <sup>(1)</sup>	1	10	
t <sub>PZL</sub>	OE	$Q_A - Q_H$	C <sub>L</sub> = 15 pF		5.4 <sup>(1)</sup>	8.6 <sup>(1)</sup>	1 <sup>(1)</sup>	10 <sup>(1)</sup>	1	10	ns
t <sub>PLH</sub>	RCLK	0 0	C <sub>1</sub> = 50 pF		5.6	9.4	1	10.5	1	10.5	
t <sub>PHL</sub>	RCLK	$Q_A - Q_H$	C <sub>L</sub> = 50 pr		5.6	9.4	1	10.5	1	10.5	ns
t <sub>PLH</sub>	SRCLK	0	C 50 pF		6.4	10.2	1	11.4	1	11.4	
t <sub>PHL</sub>	SKULK	Q <sub>H'</sub>	C <sub>L</sub> = 50 pF		6.4	10.2	1	11.4	1	11.4	ns
t <sub>PHL</sub>	SRCLR	Q <sub>H</sub> '	C <sub>L</sub> = 50 pF		6.4	10	1	11.1	1	11.1	ns
t <sub>PZH</sub>	ŌĒ	0 0	C = 50 pF		5.7	10.6	1	12	1	12	nc
t <sub>PZL</sub>	UE	$Q_A - Q_H$	C <sub>L</sub> = 50 pF		6.8	10.6	1	12	1	12	ns
t <sub>PHZ</sub>	ŌĒ	0 0	C = 50 pF		3.5	10.3	1	11	1	11	no
t <sub>PLZ</sub>	OE.	$Q_A - Q_H$	$C_L = 50 \text{ pF}$		3.4	10.3	1	11	1	11	ns

<sup>(1)</sup> On products compliant to MIL-PRF-38535, this parameter is not production tested.

## **OPERATING CHARACTERISTICS**


 $V_{CC} = 5 \text{ V}, T_A = 25^{\circ}\text{C}$ 

	PARAMETER	TEST CONDITIONS	TYP	UNIT
$C_{pd}$	Power dissipation capacitance	No load, f = 1 MHz	25.2	pF

Submit Documentation Feedback



#### PARAMETER MEASUREMENT INFORMATION



- A. C<sub>L</sub> includes probe and jig capacitance.
- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.
  - Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz,  $Z_O = 50 \Omega$ ,  $t_r \leq$  3 ns.  $\leq$  3 ns.
- D. The outputs are measured one at a time with one input transition per measurement.
- E. All parameters and waveforms are not applicable to all devices.

Figure 1. Load Circuit and Voltage Waveforms

## SCLS373J-MAY 1996-REVISED JULY 2013



## **REVISION HISTORY**

CI	hanges from Revision I (June 2004) to Revision J	Pag	јe
•	Changed Updated document to new TI datasheet format.		1
•	Extended operating temperature range to 125°C		5





18-Oct-2013

## **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
SN74AHC595D	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	AHC595	Samples
SN74AHC595DBR	ACTIVE	SSOP	DB	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	HA595	Sample
SN74AHC595DBRE4	ACTIVE	SSOP	DB	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	HA595	Sample
SN74AHC595DBRG4	ACTIVE	SSOP	DB	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	HA595	Sample
SN74AHC595DE4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	AHC595	Sample
SN74AHC595DG4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	AHC595	Sample
SN74AHC595DR	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	AHC595	Sample
SN74AHC595DRE4	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	AHC595	Sample
SN74AHC595DRG4	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	AHC595	Sample
SN74AHC595N	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	-40 to 125	SN74AHC595N	Sample
SN74AHC595NE4	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	-40 to 125	SN74AHC595N	Sample
SN74AHC595PW	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	HA595	Sample
SN74AHC595PWE4	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	HA595	Sample
SN74AHC595PWG4	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	HA595	Sample
SN74AHC595PWR	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU   CU SN	Level-1-260C-UNLIM	-40 to 125	HA595	Sample
SN74AHC595PWRE4	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	HA595	Sample
SN74AHC595PWRG4	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	HA595	Sample





18-Oct-2013

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF SN74AHC595:

Automotive: SN74AHC595-Q1



## **PACKAGE OPTION ADDENDUM**

18-Oct-2013

٨	IO.	TΕ·	Qualifie	ad Vei	rsion I	Definition	ς.

• Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

## PACKAGE MATERIALS INFORMATION

www.ti.com 1-Aug-2013

## TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74AHC595DBR	SSOP	DB	16	2000	330.0	16.4	8.2	6.6	2.5	12.0	16.0	Q1
SN74AHC595DR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
SN74AHC595PWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74AHC595PWR	TSSOP	PW	16	2000	330.0	12.4	7.0	5.6	1.6	8.0	12.0	Q1
SN74AHC595PWRG4	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

www.ti.com 1-Aug-2013



\*All dimensions are nominal

All difficions die nominal										
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)			
SN74AHC595DBR	SSOP	DB	16	2000	367.0	367.0	38.0			
SN74AHC595DR	SOIC	D	16	2500	367.0	367.0	38.0			
SN74AHC595PWR	TSSOP	PW	16	2000	367.0	367.0	35.0			
SN74AHC595PWR	TSSOP	PW	16	2000	364.0	364.0	27.0			
SN74AHC595PWRG4	TSSOP	PW	16	2000	367.0	367.0	35.0			

## N (R-PDIP-T\*\*)

## PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



## D (R-PDS0-G16)

## PLASTIC SMALL OUTLINE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



# D (R-PDSO-G16)

## PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



PW (R-PDSO-G16)

## PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
- E. Falls within JEDEC MO-153



## PW (R-PDSO-G16)

## PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



## DB (R-PDSO-G\*\*)

## PLASTIC SMALL-OUTLINE

#### **28 PINS SHOWN**



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-150

#### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

#### Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive Communications and Telecom **Amplifiers** amplifier.ti.com www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps

DSP **Energy and Lighting** dsp.ti.com www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical logic.ti.com Logic Security www.ti.com/security

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

OMAP Applications Processors <a href="https://www.ti.com/omap">www.ti.com/omap</a> TI E2E Community <a href="https://example.com/omap">e2e.ti.com/omap</a>

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>