

SLLS886-DECEMBER 2008

# OC-48/24/12/3 SONET/SDH MULTIRATE TRANSCEIVER

## FEATURES

- Fully Integrated SONET/SDH Transceiver to Support Clock/Data Recovery and Multiplexer/Demultiplexer Functions
- Supports OC-48, OC-24, OC-12, Gigabit Ethernet, and OC-3 Data Rate With Autorate Detection
- Supports Transmit Only, Receiver Only, Transceiver and Repeater Functions in a Single Chip Through Configuration Pins
- Supports SONET/SDH Frame Detection •
- **On-Chip PRBS Generation and Verification**
- Supports 4-Bit LVDS (OIF99.102) Electrical Interface
- Parity Checking and Generation for the LVDS Interface
- Single 2.5-V Power Supply
- Interfaces to Back Plane, Copper Cables, or .

#### **Optical Modules**

- Hot Plug Protection
- Low Jitter PECL Compatible Differential Serial Interface With Programmable De-Emphasis for the Serial Output
- On-Chip Termination for LVDS and PECL **Compatible Interface**
- **Receiver Differential Input Thresholds 150 mV** Min
- Supports SONET Loop Timing ٠
- Low Power CMOS
- ESD Protection >2 kV •
- 155-MHz or 622-MHz Reference Clock
- Maintains Clock Output in Absence of Data ٠
- Local and Remote Loopback
- 100-Pin PZP Package With PowerPAD™ . Design With 5-mm × 5-mm (Tvp) Heatsink

## DESCRIPTION

The SLK2511C is a single chip multirate transceiver IC used to derive high-speed timing signals for SONET/SDH based equipment. The chip performs clock and data recovery, serial-to-parallel/parallel-to-serial conversion and frame detection function conforming to the SONET/SDH standards.

The device can be configured to operate under OC-48, OC-24, OC-12, or OC-3 data rates through the rate selection pins or the autorate detection function. An external reference clock operating at 155.52 MHz or 622.08 MHz is required for the recovery loop, and it also provides a stable clock source in the absence of serial data transitions.

The SLK2511C accepts 4-bit LVDS parallel data/clock and generates a NRZ SONET/SDH-compliant signal at OC-3, OC-12, OC-24, or OC-48 rates. It also recovers the data and clock from the serial SONET stream and demultiplexes it into 4-bit LVDS parallel data for full duplex operation. TXDATA0 and RXDATA0 are the first bits that are transmitted and received in time, respectively. The serial interface is a low jitter, PECL compatible differential interface.

The SLK2511C provides a comprehensive suite of built-in tests for self-test purposes including local and remote loopback and PRBS (2<sup>7</sup>-1) generation and verification.

The device comes in a 100-pin VQFP package that requires a single 2.5-V supply with 3.3-V tolerant inputs on the control pins. The SLK2511C is power efficient, dissipating less than 900 mW at 2.488 Gbps, the OC-48 data rate, and it is characterized for operation from -40°C to 85°C.

### **AVAILABLE PACKAGE OPTIONS<sup>(1)</sup>**

| T <sub>A</sub> | PowerPAD QUAD (PZP) |  |  |
|----------------|---------------------|--|--|
| -40°C to 85°C  | SLK2511CIPZP        |  |  |

(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. PowerPAD is a trademark of Texas Instruments.

# SLK2511C





**—** 

 These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

# **BLOCK DIAGRAM**

SLLS886-DECEMBER 2008





## TEXAS INSTRUMENTS

www.ti.com

## Table 1. TERMINAL FUNCTIONS

| TERMINAL                |                 | ТҮРЕ                      | DESCRIPTION   |  |  |  |  |
|-------------------------|-----------------|---------------------------|---|--|--|--|--|
| NAME NC                 |                 |                           |   |  |  |  |  |
| CLOCK PINS              |                 |                           |   |  |  |  |  |
| REFCLKP,                | 94              | LVDS/PECL                 | Differential reference input clock. There is an on-chip 100-Ω termination resistor differentially placed  |  |  |  |  |
| REFCLKN                 | 95              | compatible input          | between REFCLKP and REFCLKN. The dc bias is also provided on-chip for ac-coupled case.  |  |  |  |  |
| RXCLKP,<br>RXCLKN       | 67<br>68        | LVDS output               | Receive data clock. The data on RXDATA(0:3) is on the falling edges of RXCLKP. The interface of RXDATA(0:3) and RXCLKP is source synchronous (see Figure 7).  |  |  |  |  |
| TXCLKP,<br>TXCLKN       | 79<br>80        | LVDS input                | Transmit data clock. The data on TXDATA(0:3) is latched on the rising edge of TXCLKP.   |  |  |  |  |
| TXCLKSRCP,<br>TXCLKSRCN | 70<br>71        | LVDS output               | Transmit clock source. A clock source generated from the SLK2511C to the downstream device (i.e., framer) that could be used by the downstream device to transmit data back to the SLK2511C. This clock is frequency-locked to the local reference clock.   |  |  |  |  |
| SERIAL SIDE DAT         | A PINS          |                           |   |  |  |  |  |
| SRXDIP,<br>SRXDIN       | 14<br>15        | PECL compatible<br>input  | Receive differential pairs; high-speed serial inputs.   |  |  |  |  |
| STXDOP,<br>STXDON       | 9<br>8          | PECL compatible input     | Transmit differential pairs; high-speed serial outputs.   |  |  |  |  |
| PARALLEL SIDE D         | ATA PINS        |                           |   |  |  |  |  |
| FSYNCP,<br>FSYNCN       | 73<br>74        | LVDS output               | Frame sync pulse. This signal indicates the frame boundaries of the incoming data stream. If the frame-detect circuit is enabled, FSYNC pulses for four RXCLKP and RXCLKN clock cycles when it detects the framing patterns.  |  |  |  |  |
| RXDATA[0:3]<br>P/N      | 66–63,<br>60–57 | LVDS output               | Receive data pins. Parallel data on this bus is valid on the falling edge of RXCLKP (seeFigure 7). RXDATA0 is the first bit received in time.   |  |  |  |  |
| RXPARP,<br>RXPARN       | 56<br>55        | LVDS output               | Receive data parity output  |  |  |  |  |
| TXDATA[0:3]<br>P/N      | 88–81           | LVDS input                | Transmit data pins. Parallel data on this bus is clocked on the rising edge of TXCLKP. TXDATA0 is the first bit transmitted in time.  |  |  |  |  |
| TXPARP,<br>TXPARN       | 99<br>98        | LVDS input                | Transmit data parity input  |  |  |  |  |
| CONTROL/STATUS          | 5 PINS          |                           |   |  |  |  |  |
| AUTO_DETECT             | 34              | TTL input (with pulldown) | Data rate autodetect enable. Enable the auto-detection function for different data rates. When AUTO_DETECT is high, the autodetection circuit generates RATEOUT0 and RATEOUT1 to indicate the data rates for the downstream device.   |  |  |  |  |
| CONFIG0,<br>CONFIG1     | 17<br>18        | TTL input (with pulldown) | Configuration pins. Put the device under one of the four operation modes: TX only, RX only, transceiver, or repeater mode. (See Table 4)  |  |  |  |  |
| ENABLE                  | 44              | TTL input (with pullup)   | Standby enable. When this pin is held low, the device is disabled for IDDQ testing. When high, the device operates normally.  |  |  |  |  |
| FRAME_EN                | 27              | TTL input (with pullup)   | Frame sync enable. When this pin is asserted high, the frame synchronization circuit for byte alignment is turned on.   |  |  |  |  |
| LCKREFN                 | 24              | TTL input (with pullup)   | Lock to reference. When low, RXCLKP/N output is forced to lock to REFCLK. When high, RXCLKP/N is the divided down clock extracted from the receive serial data.   |  |  |  |  |
| LLOOP                   | 53              | TTL input (with pulldown) | Local loopback enable. When high, the serial output is internally looped back to its serial input.  |  |  |  |  |
| LOL                     | 45              | TTL output                | Loss of lock. When the clock recovery loop has locked to the input data stream and the phase differs by less than 100 ppm from REFCLK then LOL is high. When the phase of the input data stream differs by more than 100 ppm from REFCLK, then LOL is low. If the difference is too big (> 500 ppm), the LOL output is not valid. |  |  |  |  |
| LOOPTIME                | 51              | TTL input (with pulldown) | Loop timing mode. When high, the PLL for clock synthesizer is bypassed. The recovered clock timing is used to send the transmit data.   |  |  |  |  |
| LOS                     | 46              | TTL output                | Loss of signal. When no transitions appear on the input data stream for more than 2.3 µs, a loss of signal occurs and LOS goes high. The device also transmits all zeroes downstream using REFCLK as its clock source. When a valid SONET signal received the LOS signal goes low.  |  |  |  |  |
| PRBSEN                  | 41              | TTL input (with pulldown) | PRBS testing enable. When this pin is asserted high, the device is put into the PRBS testing mode.  |  |  |  |  |
| PRE1, PRE2              | 4 and 5         | TTL input (with pulldown) | Programmable de-emphasis control. Combinations of these two bits can be used to optimize serial data transmission.  |  |  |  |  |
| PS                      | 21              | TTL input (with pulldown) | Polarity select. This pin, used with the SIGDET pin, sets the polarity of SIGDET. When high, SIGDET is an active low signal. When low, SIGDET is an active high signal.   |  |  |  |  |
| RATEOUT0,<br>RATEOUT1   | 37<br>36        | TTL output                | Autorate detection outputs. When AUTO_DETECT is high, the autodetection circuit generates these two bits to indicate the data rates for the downstream device.  |  |  |  |  |
| RESET                   | 48              | TTL input                 | TXFIFO and LOL reset pin. Low is reset and high is normal operation.  |  |  |  |  |
| RLOOP                   | 54              | TTL input (with pulldown) | Remote loopback enable. When high, the serial input is internally looped back to its serial output with the timing extracted from the serial data.  |  |  |  |  |



# SLK2511C

SLLS886-DECEMBER 2008

www.ti.com

# Table 1. TERMINAL FUNCTIONS (continued)

| TERMINAL                               |  | TYPE DESCRIPTION          |   |  |  |  |
|--|--|---------------------------|---|--|--|--|
| NAME                                   | NO.                                    | ITPE                      | DESCRIPTION   |  |  |  |
| RSEL0,<br>RSEL1                        | 39<br>38                               | TTL input (with pulldown) | Data rate configuration pins. Puts the device under one of the four data rate operations: OC-48, OC-24, OC-12, or OC-3.   |  |  |  |
| RX_MONITOR                             | 47                                     | TTL input (with pulldown) | RX parallel data monitor in repeater mode. This pin is only used when the device is put under the repeater mode. When high, the RX demux circuit is enabled and the parallel data is presented. When low, the demux is shut down to save power.   |  |  |  |
| SIGDET                                 | 20                                     | TTL input (with pulldown) | Signal detect. This pin is generally connected to the output of an optical receiver. This signal may<br>be active high or active low depending on the optical receiver. The SIGDET input is XORed with the<br>PS pin to select the active state. When SIGDET is in the inactive state, data is processed normally.<br>When activated, indicating a loss of signal event, the transmitter transmits all zeroes and force the<br>LOS signal to go high. |  |  |  |
| TESTEN                                 | 43                                     | TTL input (with pulldown) | Production test mode enable. This pin should be left unconnected or tied low.   |  |  |  |
| PAR_VALID                              | 2                                      | TTL output                | Parity checker output. The internal parity checker on the parallel side of the transmitter checks for even parity. If there is a parity error, the pin is pulsed low for 2 clock cycles.  |  |  |  |
| PRBSPASS                               | 42                                     | TTL output                | PRBS test result. This pin reports the status of the PRBS test results (high = pass). When PRBSEN is disabled, the PRBSPASS pin is set low. When PRBSEN is enabled and a valid PRBS is received, then the PRBSPASS pin is set high.   |  |  |  |
| REFCLKSEL 40 TTL input (with pulldown) |  |                           | Reference clock select. The device can accept a clock frequency of 155.52 MHz or 622.08 MHz, which is selected by this pin (0 = 622.08-MHz mode and 1 = 155.52-MHz mode).   |  |  |  |
|  |  |                           | SPILL 49 TTL output TX FIFO collision output  |  |  |  |
| VOLTAGE SUPPL                          | Y AND RESERV                           | ED PINS                   |   |  |  |  |
| GND                                    | 1, 6, 19, 23,<br>26, 28, 30,<br>31, 33 | Ground                    | Digital logic ground  |  |  |  |
| GNDA                                   | 10, 13                                 | Ground                    | Analog ground   |  |  |  |
| GNDLVDS                                | 61, 69, 76,<br>77, 89, 93,<br>96, 100  | Ground                    | LVDS ground   |  |  |  |
| GNDPLL                                 | 12                                     | Supply                    | PLL ground  |  |  |  |
| RSVD                                   | 52                                     | Reserved                  | This pin needs to be tied to ground or left floating for normal operation.  |  |  |  |
| VDD                                    | 3, 22, 25,<br>29, 32, 35,<br>50        | Supply                    | Digital logic supply voltage (2.5 V)  |  |  |  |
| VDDA                                   | 7, 16                                  | Supply                    | Analog voltage supply (2.5 V)   |  |  |  |
| VDDLVDS                                | 62, 72, 75,<br>78, 90, 91,<br>92, 97   | Supply                    | LVDS supply voltage (2.5 V)   |  |  |  |
| VDDPLL                                 | 11                                     | Supply                    | PLL voltage supply (2.5 V)  |  |  |  |



## DETAILED DESCRIPTION

The SLK2511C is designed to support OC-48/24/12. The operating data speed can be configured through the RSEL0 and RSEL1 pins as indicated in Table 2.

| SERIAL DATA RATE | RSEL0 | RSEL1 | PARALLEL LVDS DATA RATE | TXCLK/RXCLK |
|------------------|-------|-------|-------------------------|-------------|
| OC-48:2.488 Gb/s | 0     | 0     | 622.08 Mbps             | 622.08 MHz  |
| OC-24:1.244 Gb/s | 1     | 0     | 311.04 Mbps             | 311.04 MHz  |
| OC-12:622 Mb/s   | 0     | 1     | 155.52 Mbps             | 155.52 MHz  |
| OC-3:155 Mb/s    | 1     | 1     | 38.88 Mbp               | 38.88 MHz   |

#### Table 2. Data Rate Select

The user can also enable the autorate detection circuitry through the AUTO\_DETECT pin. The device automatically detects the OC-N of the data line rate and generates two bits of output to indicate the data rate to other devices in the system. When using AUTO\_DETECT, RSEL0 and RSEL1 need to be set to 00 or be unconnected.

#### Table 3. Data Rate Reporting Under Autorate Detection Mode

| SERIAL DATA RATE | RATEOUT0 | RATEOUT1 | PARALLEL LVDS DATA RATE | TXCLK/RXCLK |
|------------------|----------|----------|-------------------------|-------------|
| OC-48:2.488 Gb/s | 0        | 0        | 622.08 Mbps             | 622.08 MHz  |
| OC-24:1.244 Gb/s | 1        | 0        | 311.04 Mbps             | 311.04 MHz  |
| OC-12:622 Mb/s   | 0        | 1        | 155.52 Mbps             | 155.52 MHz  |
| OC-3:155 Mb/s    | 1        | 1        | 38.88 Mbp               | 38.88 MHz   |

The SLK2511C has four operational modes controlled by two configuration pins. These operational modes are listed in Table 4. When the device is put in a certain mode, unused circuit blocks are powered down to conserve the system power.

While the transceiver mode, transmit only mode, and receive only mode are straightforward, the repeater mode of operation is shown in Figure 4. The receive serial data is recovered by the extracted clock and it is then sent back out on the transmit serial outputs. The data eye is open both vertically and horizontally in this process. In the repeater mode, the user can select to turn on the RX demux function through the RX\_MONITOR pin and allow the parallel data to be presented. This feature enables the repeater device not only to repeat but also to *listen in.* 

| MODE | CONFIG0 | CONFIG1 DESCRIPTION  |                              |
|------|---------|----------------------|------------------------------|
| 1    | 0       | 0                    | Full duplex transceiver mode |
| 2    | 0       | 1 Transmit only mode |                              |
| 3    | 1       | 0 Receive only mode  |                              |
| 4    | 1       | 1 Repeater mode      |                              |

#### **Table 4. Operational Modes**



### HIGH-SPEED ELECTRICAL INTERFACE

The high-speed serial I/O uses a PECL compatible interface. The line could be directly coupled or ac-coupled. See Figure 10 and Figure 11 for configuration details. As shown in the figures, an on-chip  $100-\Omega$  termination resistor is placed differentially at the receive end.

The PECL output also provide de-emphasis for compensating ac loss when driving a cable or PCB backplane over long distance. The level of the de-emphasis is programmable via PRE1 and PRE2 pins. Users can use software to control the strength of the de-emphasis to optimize the device for a specific system requirement.

| PRE1 | PRE2 | DE-EMPHASIS LEVEL $(V_{(ODp)}d/V_{(ODd)}^{(1)} - 1)$ |
|------|------|--|
| 0    | 0    | De-emphasis disabled                                 |
| 1    | 0    | 10%  |
| 0    | 1    | 20%  |
| 1    | 1    | 30%  |

(1)  $V_{(ODp)}$ : Differential voltage swing when there is a transition in the data stream.  $V_{(ODd)}$ : Differential voltage swing when there is no transition in the data stream.




Figure 1. Output Differential Voltage Under De-Emphasis

### LVDS PARALLEL DATA INTERFACE

The parallel data interface consists of a 4-bit parallel LVDS data and clock. The device conforms to OIF99.102 specification when operating at the OC-48 rate. When operating at lower serial rates the clock and data frequency are scaled down accordingly, as indicated in Table 2. The parallel data TXDATA[0:3] is latched on the rising edge of the TXCLK and then is sent to a data FIFO to resolve any phase difference between TXCLK and REFCLK. If there is a FIFO overflow condition, the SPILL pin is set high. The FIFO resets itself to realign between two clocks. The internal PLL for the clock synthesizer is locked to the REFCLK and it is used as the timing to serialize the parallel data (except for the loop timing mode where the recovered clock is used). On the receive side, RXDATA[0:3] is updated on the rising edge of RXCLK. Figure 7 and Figure 8 show the timing diagram for the parallel interface.

The SLK2511C also has a built-in parity checker and generator for error detection of the LVDS interface. On the transmit side, it accepts the parity bit, TXPARP/N, and performs the parity checking function for even parity. If an error is detected, it pulses the PAR\_VALID pin low for two clock cycles. On the receive side, the parity bit RXPARP/N is generated for the downstream device for parity error checking.

Differential termination  $100-\Omega$  resistors are included on-chip between TXDATAP/N.

## **REFERENCE CLOCK**

The device accepts either a 155.52-MHz or a 622.08-MHz clock. A clock select pin (REFCLKSEL) allows the selection of the external reference clock frequency. The REFCLK input is compatible with the LVDS level and also the 3.3-V LVPECL level using ac-coupling. A 100- $\Omega$  differential termination resistor is included on-chip, as well as a dc biasing circuit (3 k $\Omega$  to VDD and 4.5 k $\Omega$  to GND) for the ac-coupled case. A high quality REFCLK must be used on systems required to meet SONET/SDH standards. For non-SONET/SDH compliant systems, loose tolerances may be used.

Copyright © 2008, Texas Instruments Incorporated

TEXAS INSTRUMENTS

www.ti.com

SLLS886-DECEMBER 2008

| REFCLKSEL | REFERENCE CLOCK FREQUENCY |
|-----------|---------------------------|
| 0         | 622.08 MHz                |
| 1         | 155.52 MHz                |

## CLOCK AND DATA RECOVERY

The CDR unit of SLK2511C recovers the clock and data from the incoming data streams.

In the event of receive data loss, the PLL automatically locks to the local REFCLK to maintain frequency stability. If the frequency of the data differs by more that 100 ppm with respect to the REFCLK frequency, the LOL pin is asserted as a warning. Actual loss of lock occurs if the data frequency differs by more than 170 ppm.


### MINIMUM TRANSITION DENSITY

The loop filter transfer function is optimized to enable the CDR to track ppm difference in the clocking and tolerate the minimum transition density that can be received in a SONET data signal (±20 ppm). The transfer function yields a typical capture time of 3500 bit times for random incoming NRZ data after the device is powered up and achieves frequency locking.

The device tolerates up to 72 consecutive digits (CID) without sustaining an error.

### JITTER TOLERANCE

Input jitter tolerance is defined as the peak-to-peak amplitude of sinusoidal jitter applied on the input signal that causes the equivalent 1-dB optical/electrical power penalty. This refers to the ability of the device to withstand input jitter without causing a recovered data error. The device has a jitter tolerance that exceeds the mask shown in Figure 2 (GR-253 Figure 5-28)<sup>(1)</sup>. This jitter tolerance is measured using a pseudorandom data pattern of  $2^{31}$ -1.



(1) The tolerance margin is 20% or more at all modulating frequencies when measured using the HP 7150A jitter analysis system on the Texas Instruments provided EVM.

| OC-N/STS-N<br>LEVEL | f0<br>(Hz)    | F1<br>(Hz) | F2<br>(Hz) | F3<br>(kHz) | F4<br>(kHz) | A1<br>(Ulpp) | A2<br>(Ulpp) | A3<br>(Ulpp) |
|---------------------|---------------|------------|------------|-------------|-------------|--------------|--------------|--------------|
| 3                   | 10            | 30         | 300        | 6.5         | 65          | 0.15         | 1.5          | 15           |
| 12                  | 10            | 30         | 300        | 25          | 250         | 0.15         | 1.5          | 15           |
| 24                  | Not Specified |            |            |             |             |              |              |              |
| 48                  | 10            | 600        | 6000       | 100         | 1000        | 0.15         | 1.5          | 15           |

| Figure | 2. | Input | Jitter | Tolerance |
|--------|----|-------|--------|-----------|
|--------|----|-------|--------|-----------|

### JITTER GENERATION

The jitter of a serial clock and serial data outputs must not exceed 0.01  $UI_{rms}/0.1 UI_{p-p}$  when a serial data with no jitter is presented to the inputs. The measurement bandwidth for intrinsic jitter is 12 kHz to 20 MHz.



#### LOOP TIMING MODE

When LOOPTIME is high, the clock synthesizer used to serialize the transmit data is bypassed and the timing is provided by the recovered clock. However, REFCLK is still needed for the recovery loop operation.

### LOSS OF LOCK INDICATOR

The SLK2511C has a lock detection circuit to monitor the integrity of the data input. When the clock recovery loop is locked to the input serial data stream, the LOL signal goes high. If the recovered clock frequency deviates from the reference clock frequency by more than 100 ppm, LOL goes low. If the data stream clock rate deviates by more than 170 ppm, loss of lock occurs. If the data streams clock rate deviates more than 500 ppm from the local reference clock, the LOL output status might be unstable. Upon power up, the LOL goes low until the PLL is close to phase lock with the local reference clock.

### LOSS OF SIGNAL

The loss of signal (LOS) alarm is set high when no transitions appear in the input data path for more than 2.3µs. The LOS signal becomes active when the above condition occurs. If the serial inputs of the device are ac-coupled to its source, the ac-couple capacitor needs to be big enough to maintain a signal level above the threshold of the receiver for the 2.3µs no transition period. Once activated, the LOS alarm pin is latched high until the receiver detects an A1A2 pattern. The recovered clock (RXCLK) is automatically locked to the local reference when LOS occurs. The parallel data (RXDATAx) may still be processed even when LOS is activated.

#### SIGNAL DETECT

The SLK2511C has an input SIGDET pin to force the device into the loss of signal state. This pin is generally connected to the signal detect output of the optical receiver. Depending on the optics manufacturer, this signal can be either active high or active low. To accommodate the differences, a polarity select (PS) pin is used. For an active low, SIGDET input sets the PS pin high. For an active high, SIGDET input sets the PS pin low. When the PS signal pin and SIGDET are of opposite polarities, the loss of signal state is generated and the device transmits all zeroes downstream.

#### MULTIPLEXER OPERATION

The 4-bit parallel LVDS data is clocked into an input buffer by a clock derived from the synthesized clock. The data is then clocked into a 4:1 multiplexer. The D0 bit is the most significant bit and is shifted out first in the serial output stream.

### DEMULTIPLEXER OPERATION

The serial 2.5 Gbps data is clocked into a 1:4 demultiplexer by the recovered clock. The D0 bit is the first bit that is received in time from the input serial stream. The 4-bit parallel data is then sent to the LVDS driver along with the divided down recovered clock.



#### SLLS886-DECEMBER 2008

#### FRAME SYNCHRONIZATION

The SLK2511C has a SONET/SDH-compatible frame detection circuit that can be enabled or disabled by the user. Frame detection is enabled when the FRAMEN pin is high. When enabled it detects the A1, A2 framing pattern, which is used to locate and align the byte and frame boundaries of the incoming data stream. When FRAMEN is low the frame detection circuitry is disabled and the byte boundary is frozen to the location found when detection was previously enabled.

The frame detect circuit searches the incoming data for three consecutive A1 bytes followed immediately by one A2 byte. The data alignment circuit then aligns the parallel output data to the byte and frame boundaries of the incoming data stream. During the framing process the parallel data bus does not contain valid and aligned data. Upon detecting the third A1, A2 framing patterns that are separated by 125µs from each other, the FSYNC signal goes high for 4 RXCLK cycles, indicating frame synchronization has been achieved.

The probability that random data in a SONET/SDH data stream mimics the framing pattern in the data payload is extremely low. However, there is a state machine built in to prevent false reframing if a framing pattern does show up in the data payload.

### TESTABILITY

The SLK2511C has a comprehensive suite of built-in self-tests. The loopback function provides for at-speed testing of the transmit/receive portions of the circuitry. The enable pin allows for all circuitry to be disabled so that an Iddq test can be performed. The PRBS function allows for a BIST (built-in self-test).

#### IDDQ FUNCTION

When held low, the ENABLE pin disables all quiescent power in both the analog and digital circuitry. This allows for IDDQ testing on all power supplies and can also be used to conserve power when the link is inactive.

## LOCAL LOOPBACK

The LLOOP signal pin controls the local loopback. When LLOOP is high, the loopback mode is activated and the parallel transmit data is selected and presented on the parallel receive data output pins. The parallel transmit data is also multiplexed and presented on the high-speed serial transmit pins. Local loopback can only be enabled when the device is under the transceiver mode.




Figure 3. Local Loopback Data Path



#### **REMOTE LOOPBACK**

The RLOOP signal pin controls the remote loopback. When RLOOP is high, the serial receive data is selected and presented on the serial transmit data output pins. The serial received data is also demultiplexed and presented on the parallel receive data pins. The remote loop can be enabled only when the device is under transceiver mode. When the device is put under the repeater mode with RX\_MONITOR high, it performs the same function as the remote loopback.




Figure 4. Remote Loopback Data Path/Repeater Mode Operation

#### PRBS

The SLK2511C has two built-in pseudorandom bit stream (PRBS) functions. The PRBS generator is used to transmit a PRBS signal. The PRBS verifier is used to check and verify a received PRBS signal.

When the PRBSEN pin is high, the PRBS generator and verifier are both enabled. A PRBS is generated and fed into the parallel transmitter input bus. Data from the normal input source is ignored in PRBS mode. The PBRS pattern is then fed through the transmitter circuitry as if it was normal data and sent out by the transmitter. The output can be sent to a bit error rate tester (BERT) or to the receiver of another SLK2511C. If an error occurs in the PRBS pattern, the PRBSPASS pin is set low for 2 RXCLKP/N cycles.

### **POWER-ON RESET**

Upon application of minimum valid power, the SLK2511C generates a power-on reset. During the power-on reset the PRXDATA[0:3] signal pins goes to 3-state. RXCLKP and RXCLKN are held low. The length of the power-on reset cycle is dependent upon the REFCLKP and REFCLKN frequency but is less than 1ms in duration.

#### SLLS886-DECEMBER 2008

## ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>

over operating free-air temperature range (unless otherwise noted)

|                  |  |                                    | VALUE                         | UNIT                         |  |  |
|------------------|--|------------------------------------|-------------------------------|------------------------------|--|--|
| $V_{DD}$         | Supply voltage   |                                    | -0.3 to 3                     | V                            |  |  |
|                  |  | TTL input terminals                | -0.3 to 4                     | V                            |  |  |
|                  | Voltage range  | LVDS terminals                     | -0.3 to 3                     | V                            |  |  |
|                  |  | Any other terminal except above    | –0.3 to V <sub>DD</sub> + 0.3 | V                            |  |  |
| $P_D$            | Package power  | dissipation                        | See Dissipation Rating T      | See Dissipation Rating Table |  |  |
| T <sub>stg</sub> | Storage temperature  |                                    | -65 to 150                    | °C                           |  |  |
|                  | Electrostatic discharge                                      |                                    | HBM: 2 kv                     |                              |  |  |
| T <sub>A</sub>   | Characterized fr   | ee-air operating temperature range | -40 to 85                     | °C                           |  |  |
|                  | Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds |                                    | 260                           | °C                           |  |  |

(1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### **DISSIPATION RATINGS**

| PACKAGE            | T <sub>A</sub> ≤ 25°C<br>POWER RATING | DERATING FACTOR <sup>(1)</sup><br>ABOVE T <sub>A</sub> = 25°C | T <sub>A</sub> = 85°C<br>POWER RATING |
|--------------------|---------------------------------------|---|---------------------------------------|
| PZP <sup>(2)</sup> | 3.4 W                                 | 33.78 mW/°C   | 1.3 W                                 |
| PZP <sup>(3)</sup> | 2.27 W                                | 22.78 mW/°C   | 0.911 W                               |

(1) This is the inverse of the traditional junction-to-ambient thermal resistance  $_{\theta JA}$ ).

(2) 2 oz trace and copper pad with solder.

(3) 2 oz trace and copper pad without solder.

### **RECOMMENDED OPERATING CONDITIONS**

over operating free-air temperature range (unless otherwise noted)

|                |                                |  | MIN   | NOM | MAX   | UNIT |
|----------------|--------------------------------|--|-------|-----|-------|------|
| $V_{DD}$       | Supply voltage                 |  | 2.375 | 2.5 | 2.625 | V    |
| PD             | Power dissipation              | Frequency = 2.488 Gb/sec, PRBS pattern |       | 900 | 1100  | mW   |
|                | Shutdown current               | Enable = 0, VDDA, VDD pins, VDD = max  |       | 20  |       | μA   |
| T <sub>A</sub> | Operating free-air temperature |  | -40   |     | 85    | °C   |

# **START-UP SEQUENCE**

To ensure proper start up, follow one of the following steps when powering up the SLK2511C.

- 1. Keep ENABLE (pin 44) low until power supplies and reference clock have become stable.
- 2. Drive ENABLE (pin 44) low for at least 30 ns after power supplies and reference clock have become stable.

The following step is recommended with either of the above two sequences.

3. Drive RESET low for at least 10 ns after link has become stable to center the TXFIFO.




## **ELECTRICAL CHARACTERISTICS**

over recommended operating conditions (unless otherwise noted)

|   | PARAMETER                            | TEST CONDITIONS                               | MIN  | TYP  | MAX  | UNIT     |
|---|--------------------------------------|---|------|------|------|----------|
| TTL   |                                      |   |      |      |      |          |
| V <sub>IH</sub>   | High-level input voltage             |   | 2    |      | 3.6  | V        |
| V <sub>IL</sub>   | Low-level input voltage              |   |      |      | 0.80 | V        |
| I <sub>IH</sub>   | Input high current                   | $V_{DD} = MAX, V_{IN} = 2 V$                  |      |      | 40   | μA       |
| IIL   | Input low current                    | $V_{DD} = MAX, V_{IN} = 0.4 V$                | -40  |      |      | μΑ       |
| V <sub>OH</sub>   | High-level output voltage            | $I_{OH} = -1 \text{ mA}$                      | 2.10 | 2.3  |      | V        |
| V <sub>OL</sub>   | Low-level output voltage             | I <sub>OH</sub> = 1 mA                        |      | 0.25 | 0.5  | V        |
| CI  | Input capacitance                    |   |      |      | 4    | pF       |
| LVDS INPL   | JT SIGNALS                           |   |      |      |      |          |
| VI  | Input voltage                        |   | 825  |      | 1575 | mV       |
| \ <i>\</i>  | Input differential threshold voltage | Assumes 60% / 40% duty cycle                  | 250  |      |      | mV       |
| V <sub>ID(th)</sub>   | See Figure 5                         | Assumes 55% / 45% duty cycle                  | 200  |      |      |          |
| t <sub>r</sub> /t <sub>f</sub>                                | Input transition time                | 20% to 80%                                    |      |      | 375  | ps       |
| CI  | Input capacitance                    |   |      |      | 3    | pF       |
| RI  | Input differential impedance         | On-chip termination                           | 80   | 100  | 120  | Ω        |
| t <sub>su</sub>   | Input setup time requirement         | See Figure 8                                  | 300  |      |      | ps       |
| t <sub>h</sub>  | Input hold time requirement          | See Figure 8                                  | 300  |      |      | ps       |
| T <sub>(duty)</sub>   | Input clock duty cycle               |   | 40%  |      | 60%  |          |
|   | PUT SIGNALS                          |   |      |      |      |          |
| V <sub>OD</sub>   | Output differential voltage          |   | 300  |      | 800  |          |
| V <sub>OS</sub>   | Output common mode voltage           | - 100 · 19/                                   | 1070 |      | 1375 |          |
| V <sub>OD</sub>   | Change VOD between 1 and 0           | $-R_{L} = 100 \pm 1\%$                        |      |      | 25   | mV       |
| V <sub>OS</sub>   | Change VOS between 1 and 0           | _   |      |      | 25   |          |
| I <sub>(SP)</sub> , I <sub>(SN)</sub> ,<br>I <sub>(SPN)</sub> | Output short circuit current         | Outputs shorted to ground or shorted together |      |      | 24   | mA       |
| I <sub>off</sub>  | Power-off current                    | $V_{DD} = 0 V$                                |      |      | 10   | μA       |
| t <sub>(cq_min)</sub>   |                                      | 0   |      |      | 100  |          |
| t <sub>(cq_max)</sub>   | Clock-output time                    | See Figure 7                                  |      |      | 100  | ps       |
| t <sub>r</sub> /t <sub>f</sub>                                | Output transition time               | 20% to 80%                                    | 100  |      | 300  | ps       |
|   | Output clock duty cycle              |   | 45%  |      | 55%  |          |
|   | Data output to FRAME_SYNC delay      |   | 4    |      | 7    | Bit time |

#### (OC-48 = 622.08 MHz, Clock Rates With $t_r/t_f \le 500 \text{ ps}$ )





#### SLLS886-DECEMBER 2008

#### **TIMING REQUIREMENTS**

over recommended operating conditions (unless otherwise noted)

|                    | PARAMETER   | TEST CONDITIONS  | MIN  | TYP  | MAX  | UNIT      |
|--------------------|---|--|------|------|------|-----------|
| REFEREN            | NCE CLOCK (REFCLK)  |  |      |      |      |           |
|                    | Frequency tolerance <sup>(1)</sup>  |  | -20  |      | 20   | ppm       |
|                    | Duty cycle  |  | 40%  | 50%  | 60%  |           |
|                    | Jitter  | 12 kHz to 20 MHz   |      |      | 3    | ps rms    |
| PLL PER            | FORMANCE SPECIFICATIONS   |  |      |      |      |           |
|                    | PLL startup lock time   | $V_{DD}$ , $V_{DDC}$ = 2.3 V, after REFCLK is stable     |      |      | 1    | ms        |
|                    | Acquisition lock time   | Valid SONET signal or PRBS OC-48                         |      | 2031 |      | Bit Times |
| SERIAL T           | RANSMITTER/RECEIVER CHARACTERIS   | TICS   |      |      |      |           |
|                    | V <sub>(ODD)</sub> =  STXDOP-STXDON , transmit<br>differential output voltage under | PRE1 = 0, PRE2 = 0, Rt = 50,<br>See Table 5 and Figure 1 | 650  | 850  | 1000 | mV        |
|                    |   | PRE1 = 1, PRE2 = 0                                       | 550  | 750  | 900  |           |
|                    | de-emphasis   | PRE1 = 0, PRE2 = 1                                       | 540  | 700  | 860  |           |
|                    |   | PRE1 = 1, PRE2 = 1                                       | 500  | 650  | 800  |           |
| V <sub>(CMT)</sub> | Transmit common mode voltage range  | Rt = 50Ω   | 1100 | 1250 | 1400 | mV        |
|                    | Receiver Input voltage requirement,<br>V <sub>ID</sub> = SRXDIP-SRXDIN              |  | 150  |      |      | mV        |
| V <sub>(CMR)</sub> | Receiver common mode voltage range  |  | 1100 | 1250 | 2250 | mV        |
| I <sub>I</sub>     | Receiver input leakage  |  | -550 |      | 550  | μA        |
| R <sub>I</sub>     | Receiver differential impedance   |  | 80   | 100  | 120  | Ω         |
| CI                 | Receiver input capacitance  |  |      |      | 1    | pF        |
| td(TX_Laten 50     |   |  |      |      |      |           |
| td(RX_Late<br>ncy) |   |  |      |      | 50   | Bit Times |

(1) The ±20 ppm tolerance is required to meet SONET/SDH requirements. For non-SONET/SDH compliant systems, looser tolerances may apply.

### SERIAL DIFFERENTIAL SWITCHING CHARACTERISTICS


over recommended operating conditions (unless otherwise noted)

| PARAMETER      |  | TEST CONDITIONS                               |    | TYP  | MAX | UNIT               |
|----------------|--|---|----|------|-----|--------------------|
| t <sub>t</sub> | Differential signal rise time (20% to 80%) | $R_L = 50\Omega$                              | 80 | 100  | 140 | ps                 |
| tj             | Output jitter                              | Jitter-free data, 12 kHz to 20 MHz, RLOOP = 1 |    | 0.05 | 0.1 | UI <sub>(pp)</sub> |
|                | Jitter tolerance                           | RLOOP = 1, See Figure 2, Figure 12            |    |      |     |                    |
|                | Jitter transfer                            | RLOOP = 1, See Figure 2                       |    |      |     |                    |



www.ti.com

### **TYPICAL CHARACTERISTICS**






Figure 6. Test Load and Voltage Definitions for LVDS Outputs





Figure 8. LVDS Input Waveform

Texas Instruments

www.ti.com

SLLS886-DECEMBER 2008

# APPLICATION INFORMATION








Figure 10. High-Speed I/O Directly Coupled Mode




Figure 11. High-Speed I/O AC Coupled Mode



SLLS886-DECEMBER 2008




Figure 12. Jitter Tolerance Performance: 622 Mbps



### **DESIGNING WITH THE PowerPAD PACKAGE**

The SLK2511C is housed in high-performance, thermally enhanced, 100-pin PZP PowerPAD packages. Use of a PowerPAD package does not require any special considerations except to note that the PowerPAD, which is an exposed die pad on the bottom of the device, is a metallic thermal and electrical conductor. Correct device operation requires that the PowerPAD be soldered to the thermal land. Do not run any etches or signal vias under the device, but have only a grounded thermal land, as explained below. Although the actual size of the exposed die pad may vary, the minimum size required for the keepout area for the 100-pin PZP PowerPAD package is 12 mm x 12 mm.

A thermal land, which is an area of solder-tinned-copper, is required underneath the PowerPAD package. The thermal land varies in size depending on the PowerPAD package being used, the PCB construction, and the amount of heat that needs to be removed. In addition, the thermal land may or may not contain numerous thermal vias, depending on PCB construction.

Other requirements for thermal lands and thermal vias are detailed in the TI application note *PowerPAD™ Thermally Enhanced Package* Application Report, TI literature number SLMA002, available via the TI Web pages beginning at URL http://www.ti.com.





Figure 13. Example of a Thermal Land

For the SLK2511C, this thermal land should be grounded to the low-impedance ground plane of the device. This improves not only thermal performance but also the electrical grounding of the device. It is also recommended that the device ground terminal landing pads be connected directly to the grounded thermal land. The land size should be as large as possible without shorting device signal terminals. The thermal land may be soldered to the exposed PowerPAD using standard re-flow soldering techniques.

While the thermal land may be electrically floated and configured to remove heat to an external heat sink, it is recommended that the thermal land be connected to the low-impedance ground plane of the device. More information may be obtained from the TI application note *PHY Layout*, TI literature number SLLA020.

PZP (S-PQFP-G100)

PowerPAD™ PLASTIC QUAD FLATPACK



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion

D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com <a href="http://www.ti.com">www.ti.com</a>.

E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions. F. Falls within JEDEC MS-026

PowerPAD is a trademark of Texas Instruments.



# PZP (S-PQFP-G100)


# PowerPAD<sup>™</sup> PLASTIC QUAD FLATPACK

## THERMAL INFORMATION

This PowerPAD<sup>™</sup> package incorporates an exposed thermal pad that is designed to be attached to a printed circuit board (PCB). The thermal pad must be soldered directly to the PCB. After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.




NOTE: A. All linear dimensions are in millimeters



# PZP (S-PQFP-G100)

PowerPAD™PLASTIC QUAD FLATPACK



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002, SLMA004, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <http://www.ti.com>. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.
- F. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads. PowerPAD is a trademark of Texas Instruments.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

| Products                     |                                 | Applications                  |                                   |  |  |
|------------------------------|---------------------------------|-------------------------------|-----------------------------------|--|--|
| Audio                        | www.ti.com/audio                | Automotive and Transportation | www.ti.com/automotive             |  |  |
| Amplifiers                   | amplifier.ti.com                | Communications and Telecom    | www.ti.com/communications         |  |  |
| Data Converters              | dataconverter.ti.com            | Computers and Peripherals     | www.ti.com/computers              |  |  |
| DLP® Products                | www.dlp.com                     | Consumer Electronics          | www.ti.com/consumer-apps          |  |  |
| DSP                          | dsp.ti.com                      | Energy and Lighting           | www.ti.com/energy                 |  |  |
| Clocks and Timers            | www.ti.com/clocks               | Industrial                    | www.ti.com/industrial             |  |  |
| Interface                    | interface.ti.com                | Medical                       | www.ti.com/medical                |  |  |
| Logic                        | logic.ti.com                    | Security                      | www.ti.com/security               |  |  |
| Power Mgmt                   | power.ti.com                    | Space, Avionics and Defense   | www.ti.com/space-avionics-defense |  |  |
| Microcontrollers             | microcontroller.ti.com          | Video and Imaging             | www.ti.com/video                  |  |  |
| RFID                         | www.ti-rfid.com                 |                               |                                   |  |  |
| OMAP Applications Processors | www.ti.com/omap                 | TI E2E Community              | e2e.ti.com                        |  |  |
| Wireless Connectivity        | www.ti.com/wirelessconnectivity |                               |                                   |  |  |

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2013, Texas Instruments Incorporated