www.ti.com

# LMV712-N Low Power, Low Noise, High Output, RRIO Dual Operational Amplifier with Independent Shutdown

Check for Samples: LMV712-N

#### **FEATURES**

- (Typical Unless Otherwise Noted)
- 5MHz GBP
- Slew Rate 5V/µs
- Low Noise 20nV/√Hz
- Supply Current 1.22mA/Channel
- V<sub>OS</sub>< 3mV Max</li>
- Guaranteed 2.7V and 5V Specifications
- · Rail-to-Rail Inputs and Outputs
- · Unity Gain Stable
- Small Package: 10-Pin WSON, 10-Pin VSSOP and 10-Bump DSBGA

- 1.5µA Shutdown I<sub>CC</sub>
- 2.2µs Turn On

#### **APPLICATIONS**

- Power Amplifier Control Loop
- Cellular Phones
- Portable Equipment
- Wireless LAN
- Radio Systems
- Cordless Phones

#### **DESCRIPTION**

The LMV712-N duals are high performance BiCMOS operational amplifiers intended for applications requiring Rail-to-Rail inputs combined with speed and low noise. They offer a bandwidth of 5MHz and a slew rate of 5 V/µs and can handle capacitive loads of up to 200pF without oscillation.

The LMV712-N is guaranteed to operate from 2.7V to 5.5V and offers two independent shutdown pins. This feature allows disabling of each device separately and reduces the supply current to less than 1µA typical. The output voltage rapidly ramps up smoothly with no glitch as the amplifier comes out of the shutdown mode.

The LMV712-N with the shutdown feature is offered in space saving 10-Bump DSBGA and 10-Pin WSON packages. It is also offered in 10-Pin VSSOP package. These packages are designed to meet the demands of small size, low power, and low cost required by cellular phones and similar battery operated portable electronics.

松

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



#### **Typical Application Circuit**




Figure 1. P.A. Control Loop



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

## Absolute Maximum Ratings (1)(2)

ESD Tolerance (3)	
Human Body Model	1.5kV
Machine Model	150V
Differential Input Voltage	±Supply Voltage
Voltage at Input/Output Pin	$(V^{+}) + 0.4V \text{ to } (V^{-}) - 0.4V$
Supply Voltage (V <sup>+</sup> - V <sup>-</sup> )	6V
Output Short Circuit V <sup>+</sup>	(4)
Output Short Circuit V	(4)
Current at Input Pin	±10mA
Current at Output Pin	±50mA
Storage Temp Range	−65°C to 150°C
Junction Temperature T <sub>JMAX</sub> <sup>(5)</sup>	150°C
Soldering specification for WSON SnPb:	
Infrared or Convection (20sec)	235°C
Soldering specification for all other packages:	
see product folder at www.national.com and	
www.national.com/ms/MS/MS-SOLDERING.pdf	

- (1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but specific performance is not guaranteed. For guaranteed specifications and the test conditions, see the Electrical Characteristics.
- (2) If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office / Distributors for availability and specifications.
- (3) Human Body Model, applicable std. MIL-STD-883, Method 3015.7. Machine Model, applicable std. JESD22-A115-A (ESD MM std. of JEDEC)Field-Induced Charge-Device Model, applicable std. JESD22-C101-C (ESD FICDM std. of JEDEC).
- (4) Shorting circuit output to either V<sup>+</sup> or V<sup>-</sup> will adversely affect reliability.
- (5) The maximum power dissipation is a function of  $T_{J(MAX)}$ ,  $\theta_{JA}$ . The maximum allowable power dissipation at any ambient temperature is  $P_D = (T_{J(MAX)} T_A)/\theta_{JA}$ . All numbers apply for packages soldered directly onto a PC Board.

Submit Documentation Feedback

Copyright © 2004–2010, Texas Instruments Incorporated



## Recommended Operating Conditions (1)

Supply Voltage	2.7V to 5.5V
Temperature Range	-40°C ≤ T <sub>J</sub> ≤ 85°C
Thermal Resistance	
10-Pin VSSOP	235°C/W
10-Pin WSON	53.4°C/W
10-Bump DSBGA	196°C/W

<sup>(1)</sup> Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but specific performance is not guaranteed. For guaranteed specifications and the test conditions, see the Electrical Characteristics.

#### 2.7V Electrical Characteristics

Unless otherwise specified, all limits guaranteed for V<sup>+</sup> = 2.7V, V  $^-$  = 0V, V<sub>CM</sub> = 1.35V and T<sub>A</sub> = 25°C and R<sub>L</sub> > 1M $\Omega$ . **Boldface** limits apply at the temperature extremes.

Symbol	Parameter	Condit	ion	<b>Min</b> (1)	Typ (2)	Max (1)	Units
.,		V <sub>CM</sub> = 0.85V and	V <sub>CM</sub> = 0.85V and VSSOP WSON		0.4	3 <b>3.2</b>	- mV
V <sub>OS</sub>	Input Offset Voltage	$V_{CM} = 1.85V$	DSBGA		3	7 <b>9</b>	mv
I <sub>B</sub>	Input Bias Current				5.5	115 <b>130</b>	pA
CMRR	Common Mode Rejection Ratio	0V ≤ V <sub>CM</sub> ≤ 2.7V		50 <b>45</b>	75		dB
DCDD	Dower Cumby Dejection Detic	$2.7V \le V^{+} \le 5V$ , $V_{CM} = 0.85V$		70 <b>68</b>	90		dB
PSRR Power Supply Rejection Ratio		$2.7V \le V^{+} \le 5V$ , $V_{CM} = 1.85V$	70 <b>68</b>	90		dB	
CMVR	Common Mode Voltage Range	For CMRR ≥ 50dB			-0.3	-0.2	V
Cimitin Wode Voltage Range			2.9	3		V	
	Output Short Circuit Current	Sourcing $V_O = 0V$		15 <b>12</b>	25		mA
I <sub>SC</sub>	Output Short Circuit Current	Sinking $V_0 = 2.7V$		25 <b>22</b>	50		mA
		$R_L = 10k\Omega$ to 1.35V		2.62 <b>2.60</b>	2.68		V
.,					0.01	0.12 <b>0.15</b>	V
Vo	Output Swing	$R_L = 600\Omega$ to 1.35V	2.52 <b>2.50</b>	2.55		V	
					0.05	0.23 <b>0.30</b>	V
V <sub>O</sub> (SD)	Output Voltage in Shutdown				10	200	mV
	Comple Compating Changel	On Mode			1.22	1.7 <b>1.9</b>	mA
I <sub>S</sub>	Supply Current per Channel	Shutdown Mode		0.12	1.5 <b>2.0</b>	uA	

<sup>(1)</sup> All limits are guaranteed by testing or statistical analysis.

<sup>(2)</sup> Typical values represent the most likely parametric norm as determined at the time of characterization. Actual typical values may vary over time and will also depend on the application and configuration. The typical values are not tested and are not guaranteed on shipped production material.



### 2.7V Electrical Characteristics (continued)

Unless otherwise specified, all limits guaranteed for V<sup>+</sup> = 2.7V, V  $^-$  = 0V, V<sub>CM</sub> = 1.35V and T<sub>A</sub> = 25°C and R<sub>L</sub> > 1M $\Omega$ . **Boldface** limits apply at the temperature extremes.

Symbol	Parameter	Condition	<b>Min</b> (1)	<b>Typ</b> (2)	Max (1)	Units
A <sub>VOL</sub>	Large Signal Voltage Gain	Sourcing $R_L = 10k\Omega$ $V_O = 1.35V$ to 2.3V	80 <b>76</b>	115		dB
		Sinking $R_L = 10k\Omega$ $V_O = 0.4V$ to 1.35V	80 <b>76</b>	113		dB
		Sourcing $R_L = 600\Omega$ $V_O = 1.35V \text{ to } 2.2V$	80 <b>76</b>	97		dB
		Sinking $R_L = 600\Omega$ $V_O = 0.5V \text{ to } 1.35V$	80 <b>76</b>	100		dB
	5	On Mode	2.4 to 2.7	2.0 to 2.7		V
$V_{SD}$	Shutdown Pin Voltage Range	Shutdown Mode	0 to 0.8	0 to 1		V
GBWP	Gain-Bandwidth Product			5		MHz
SR	Slew Rate	(3)		5		V/µs
φ <sub>m</sub>	Phase Margin			60		Deg
e <sub>n</sub>	Input Referred Voltage Noise	f = 1kHz		20		nV/√ <del>Hz</del>
T <sub>ON</sub>	Turn-On Time from Shutdown			2.2	4 <b>4.6</b>	μs
	Turn-On Time from Shutdown	DSBGA	6 <b>8</b>			μs

<sup>(3)</sup> Number specified is the slower of the positive and negative slew rates.

#### **5V Electrical Characteristics**

Unless otherwise specified, all limits guaranteed for  $V^+ = 5V$ ,  $V^- = 0V$ ,  $V_{CM} = 2.5V$  and  $T_A = 25^{\circ}C$  and  $R_L > 1M\Omega$ . **Boldface** limits apply at the temperature extremes.

Symbol	Parameter	Conditi	on	<b>Min</b> (1)	Typ (2)	Max (1)	Units
	lanut Offact Voltage	V <sub>CM</sub> = 0.85V and	VSSOP WSON		0.4	3 <b>3.2</b>	m)/
V <sub>OS</sub>	Input Offset Voltage	V <sub>CM</sub> = 1.85V	DSBGA		3	7 <b>9</b>	mV
I <sub>B</sub>	Input Bias Current			5.5	115 <b>130</b>	pA	
CMRR	Common Mode Rejection Ratio	0V ≤ V <sub>CM</sub> ≤ 5V	50 <b>45</b>	80		dB	
	Dower Cumby Dejection Datio	$2.7V \le V^+ \le 5V$ , $V_{CM} = 0.85V$		70 <b>68</b>	90		dB
PSRR	Power Supply Rejection Ratio	$2.7V \le V^+ \le 5V$ , $V_{CM} = 1.85V$	70 <b>68</b>	90		dB	
CMVR	Common Mada Valtaga Danga	For CMRR ≥ 50dB			-0.3	-0.2	V
CIVIVR	Common Mode Voltage Range			5.2	5.3		V
I <sub>SC</sub>	Output Short Circuit Current	Sourcing V <sub>O</sub> = 0V		20 <b>18</b>	35		mA
		Sinking V <sub>O</sub> = 5V		25 <b>21</b>	50		mA

<sup>(1)</sup> All limits are guaranteed by testing or statistical analysis.

<sup>(2)</sup> Typical values represent the most likely parametric norm as determined at the time of characterization. Actual typical values may vary over time and will also depend on the application and configuration. The typical values are not tested and are not guaranteed on shipped production material.



## **5V Electrical Characteristics (continued)**


Unless otherwise specified, all limits guaranteed for V<sup>+</sup> = 5V, V  $^-$  = 0V, V<sub>CM</sub> = 2.5V and T<sub>A</sub> = 25°C and R<sub>L</sub> > 1M $\Omega$ . **Boldface** limits apply at the temperature extremes.

Symbol	Parameter	Condition	<b>Min</b> (1)	Typ	Max (1)	Units
		$R_L = 10k\Omega$ to 2.5V	4.92 <b>4.90</b>	4.98		V
W	Outrot Outro			0.01	0.12 <b>0.15</b>	V
Vo	Output Swing	$R_L = 600\Omega$ to 2.5V	4.82 <b>4.80</b>	4.85		V
				0.05	0.23 <b>0.30</b>	V
$V_O(SD)$	Output Voltage in Shutdown			10	200	mV
I <sub>S</sub> Supply Current per Channe	Supply Current nor Channel	On Mode		1.17	1.7 <b>1.9</b>	mA
	Supply Current per Channel	Shutdown Mode		0.12	1.5 <b>2.0</b>	uA
	Large Signal Voltage Gain	Sourcing $R_L = 10k\Omega$ $V_O = 2.5V \text{ to } 4.6V$	80 <b>76</b>	130		dB
		Sinking $R_L = 10k\Omega$ $V_O = 0.4V$ to 2.5V	80 <b>76</b>	130		dB
A <sub>VOL</sub>		Sourcing $R_L = 600\Omega$ $V_O = 2.5V \text{ to } 4.6V$	80 <b>76</b>	110		dB
		Sinking $R_L = 600\Omega$ $V_O = 0.4V$ to 2.5V	80 <b>76</b>	107		dB
	Chutdaus Dia Valtara Danas	On Mode	4.5 to 5	3.5 to 5		V
$V_{SD}$	Shutdown Pin Voltage Range	Shutdown Mode	0 to 0.8	0 to 1.5		V
GBWP	Gain-Bandwidth Product			5		MHz
SR	Slew Rate	(3)		5		V/µs
$\phi_{\text{m}}$	Phase Margin			60		Deg
e <sub>n</sub>	Input Referred Voltage Noise	f = 1kHz		20		nV/√ <del>Hz</del>
	Turn-On Time for Shutdown			1.6	4 <b>4.6</b>	μs
T <sub>ON</sub>	Turn-On Time for Shutdown	DSBGA	6 <b>8</b>			μs

<sup>(3)</sup> Number specified is the slower of the positive and negative slew rates.

#### TYPICAL PERFORMANCE CHARACTERISTICS

Unless otherwise specified,  $V_S = +5V$ , single supply,  $T_A = 25$ °C.









Figure 4.



Supply Current vs.
Supply Voltage (Shutdown)

0.6

0.5

0.4

0.2

2.7 3.0 3.5 4.0 4.5 5.0

SUPPLY VOLTAGE (V)

Figure 3.




Figure 5.




Figure 7.

Submit Documentation Feedback



Unless otherwise specified,  $V_S = +5V$ , single supply,  $T_A = 25$ °C.




Figure 8.





Figure 10.






Figure 9.





Figure 11.





Unless otherwise specified,  $V_S = +5V$ , single supply,  $T_A = 25$ °C.




Figure 14.







Figure 16.






Figure 18.




Figure 15.

## Open Loop Frequency Response




Figure 17.

## Open Loop Frequency Response






Figure 19.

Submit Documentation Feedback





Unless otherwise specified,  $V_S = +5V$ , single supply,  $T_A = 25$ °C.





Non-Inverting Large Signal Pulse Response,  $V_S = 5V$ 






TIME (500ns/div)

INPUT

OUTPUT

(1V/div)

TIME (500ns/div)
Figure 22.






Figure 23.

Non-Inverting Small Signal Pulse Response, V<sub>S</sub> = 5V

TIME (500ns/div) Figure 24.

TIME (500ns/div) **Figure 25.** 

Copyright © 2004–2010, Texas Instruments Incorporated


OUTPUT

Submit Documentation Feedback

OUTPUT


Unless otherwise specified,  $V_S = +5V$ , single supply,  $T_A = 25^{\circ}C$ .

Inverting Large Signal Pulse Response,  $V_S = 2.7V$ 



TIME (500ns/div)

Figure 26.



TIME (500ns/div)

Figure 28.






Figure 30.



TIME (500ns/div)

Figure 27.

### Inverting Small Signal Pulse Response V<sub>S</sub> = 5V



TIME (500ns/div)

Figure 29.

#### **Input Common Mode Capacitance**




Figure 31.



#### APPLICATION INFORMATION

#### THEORY OF OPERATION

The LMV712-N dual op amp is derived from the LMV711 single op amp. Figure 32 contains a simplified schematic of one channel of the LMV712-N.




Figure 32.

Rail-to-Rail input is achieved by using in parallel, one NMOS differential pair (MN1 and MN2) and one PMOS differential pair (MP1 and MP2). When the common mode input voltage ( $V_{CM}$ ) is near  $V^+$ , the NMOS pair is on and the PMOS pair is off. When  $V_{CM}$  is near  $V^-$ , the NMOS pair is off and the PMOS pair is on. When  $V_{CM}$  is between  $V^+$  and  $V^-$ , internal logic decides how much current each differential pair will get. This special logic ensures stable and low distortion amplifier operation within the entire common mode voltage range.

Because both input stages have their own offset voltage ( $V_{OS}$ ) characteristic, the offset voltage of the LMV712-N becomes a function of  $V_{CM}$ .  $V_{OS}$  has a crossover point at 1.4V above  $V^-$ . Refer to the " $V_{OS}$  vs.  $V_{CM}$ " curve in the Typical Performance Characteristics section. Caution should be taken in situations where input signal amplitude is comparable to  $V_{OS}$  value and/or the design requires high accuracy. In these situations, it is necessary for the input signal to avoid the crossover point.

The current coming out of the input differential pairs gets mirrored through two folded cascode stages (Q1, Q2, Q3, Q4) into the "class AB control" block. This circuitry generates voltage gain, defines the op amp's dominant pole and limits the maximum current flowing at the output stage. MN3 introduces a voltage level shift and acts as a high impedance to low impedance buffer.

The output stage is composed of a PMOS and a NPN transistor in a common source/emitter configuration, delivering a rail-to-rail output excursion.

The MN4 transistor ensures that the LMV712-N output remains near V<sup>-</sup> when the amplifier is in shutdown mode.

#### **SHUTDOWN PIN**

The LMV712-N offers independent shutdown pins for the dual amplifiers. When the shutdown pin is tied low, the respective amplifier shuts down and the supply current is reduced to less than  $1\mu A$ . In shutdown mode, the amplifier's output level stays at V<sup>-</sup>. In a 2.7V operation, when a voltage between 1.5V to 2.7V is applied to the shutdown pin, the amplifier is enabled. As the amplifier is coming out of the shutdown mode, the output waveform ramps up without any glitch. This is demonstrated in Figure 33.




Figure 33.

A glitch-free output waveform is highly desirable in many applications, one of which is power amplifier control loops. In this application, the LMV712-N is used to drive the power amplifier's power control. If the LMV712-N did not have a smooth output ramp during turn on, it would directly cause the power amplifier to produce a glitch at its output. This adversely affects the performance of the system.

To enable the amplifier, the shutdown pin must be pulled high. It should not be left floating in the event that any leakage current may inadvertently turn off the amplifier.

#### PRINTED CIRCUIT BOARD CONSIDERATION

To properly bypass the power supply, several locations on a printed circuit board need to be considered. A  $6.8\mu F$  or greater tantalum capacitor should be placed at the point where the power supply for the amplifier is introduced onto the board. Another  $0.1\mu F$  ceramic capacitor should be placed as close as possible to the power supply pin of the amplifier. If the amplifier is operated in a single power supply, only the  $V^+$  pin needs to be bypassed with a  $0.1\mu F$  capacitor. If the amplifier is operated in a dual power supply, both  $V^+$  and  $V^-$  pins need to be bypassed.

It is good practice to use a ground plane on a printed circuit board to provide all components with a low inductive ground connection.

Surface mount components in 0805 size or smaller are recommended in the LMV712-N application circuits. Designers can take advantage of the DSBGA, VSSOP and WSON miniature sizes to condense board layout in order to save space and reduce stray capacitance.

#### **CAPACITIVE LOAD TOLERANCE**

The LMV712-N can directly drive 200pF in unity-gain without oscillation. The unity-gain follower is the most sensitive configuration to capacitive loading. Direct capacitive loading reduces the phase margin of amplifiers. The combination of the amplifier's output impedance and the capacitive load induces phase lag. This results in either an under-damped pulse response or oscillation. To drive a heavier capacitive load, Figure 34 can be used.





Figure 34.

In Figure 34, the isolation resistor  $R_{ISO}$  and the load capacitor  $C_L$  form a pole to increase stability by adding more phase margin to the overall system. The desired performance depends on the value of  $R_{ISO}$ . The bigger the  $R_{ISO}$  resistor value, the more stable  $V_{OUT}$  will be. But the DC accuracy is degraded when the  $R_{ISO}$  gets bigger. If there were a load resistor in Figure 34, the output voltage would be divided by  $R_{ISO}$  and the load resistor.



The circuit in Figure 35 is an improvement to the one in Figure 34 because it provides DC accuracy as well as AC stability. In this circuit,  $R_F$  provides the DC accuracy by using feed-forward techniques to connect  $V_{IN}$  to  $R_L$ .  $C_F$  and  $R_{ISO}$  serve to counteract the loss of phase margin by feeding the high frequency component of the output signal back to the amplifier's inverting input, thereby preserving phase margin in the overall feedback loop. Increased capacitive drive is possible by increasing the value of  $C_F$ . This in turn will slow down the pulse response.



#### **LATCHUP**

CMOS devices tend to be susceptible to latchup due to their internal parasitic SCR (silicon controlled rectifier) effects. The input and output pins look similar to the gate of the SCR. There is a minimum current required to trigger the SCR gate lead. The LMV712-N is designed to withstand 150mA surge current on all the pins. Some resistive method should be used to isolate any capacitance from supplying excess current to the pins. In addition, like an SCR, there is a minimum holding current for any latchup mode. Limiting current to the supply pins will also inhibit latchup susceptibility.



#### **CONNECTION DIAGRAMS**

#### \*Connect thermal pad to V<sup>-</sup>or leave floating




Figure 36. 10-Pin VSSOP (Top View)




Figure 38. 10-Bump DSBGA (Top View)




Figure 37. 10-Pin WSON (Top View)




Figure 39. 10-Bump DSBGA (Bottom View)

Submit Documentation Feedback





1-Nov-2013

#### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
LMV712LD/NOPB	ACTIVE	WSON	NGY	10	1000	Green (RoHS & no Sb/Br)	CU SN	Level-3-260C-168 HR	-40 to 85	A62	Samples
LMV712LDX/NOPB	ACTIVE	WSON	NGY	10	4500	Green (RoHS & no Sb/Br)	CU SN	Level-3-260C-168 HR	-40 to 85	A62	Samples
LMV712MM	NRND	VSSOP	DGS	10	1000	TBD	Call TI	Call TI	-40 to 85	A61	
LMV712MM/NOPB	ACTIVE	VSSOP	DGS	10	1000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 85	A61	Samples
LMV712MMX	NRND	VSSOP	DGS	10	3500	TBD	Call TI	Call TI	-40 to 85	A61	
LMV712MMX/NOPB	ACTIVE	VSSOP	DGS	10	3500	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 85	A61	Samples
LMV712TL/NOPB	ACTIVE	DSBGA	YPA	10	250	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 85	AU2A	Samples
LMV712TLX/NOPB	ACTIVE	DSBGA	YPA	10	3000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 85	AU2A	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.



## **PACKAGE OPTION ADDENDUM**

1-Nov-2013

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## PACKAGE MATERIALS INFORMATION

www.ti.com 23-Sep-2013

## TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LMV712LD/NOPB	WSON	NGY	10	1000	178.0	12.4	3.3	3.3	1.0	8.0	12.0	Q1
LMV712LDX/NOPB	WSON	NGY	10	4500	330.0	12.4	3.3	3.3	1.0	8.0	12.0	Q1
LMV712MM	VSSOP	DGS	10	1000	178.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
LMV712MM/NOPB	VSSOP	DGS	10	1000	178.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
LMV712MMX	VSSOP	DGS	10	3500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
LMV712MMX/NOPB	VSSOP	DGS	10	3500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
LMV712TL/NOPB	DSBGA	YPA	10	250	178.0	8.4	1.68	2.13	0.76	4.0	8.0	Q1
LMV712TLX/NOPB	DSBGA	YPA	10	3000	178.0	8.4	1.68	2.13	0.76	4.0	8.0	Q1

www.ti.com 23-Sep-2013



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LMV712LD/NOPB	WSON	NGY	10	1000	213.0	191.0	55.0
LMV712LDX/NOPB	WSON	NGY	10	4500	367.0	367.0	35.0
LMV712MM	VSSOP	DGS	10	1000	210.0	185.0	35.0
LMV712MM/NOPB	VSSOP	DGS	10	1000	210.0	185.0	35.0
LMV712MMX	VSSOP	DGS	10	3500	367.0	367.0	35.0
LMV712MMX/NOPB	VSSOP	DGS	10	3500	367.0	367.0	35.0
LMV712TL/NOPB	DSBGA	YPA	10	250	210.0	185.0	35.0
LMV712TLX/NOPB	DSBGA	YPA	10	3000	210.0	185.0	35.0

## DGS (S-PDSO-G10)


## PLASTIC SMALL-OUTLINE PACKAGE




NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion.
- D. Falls within JEDEC MO-187 variation BA.







NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

B. This drawing is subject to change without notice.

#### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive Communications and Telecom **Amplifiers** amplifier.ti.com www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps

DSP **Energy and Lighting** dsp.ti.com www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical logic.ti.com Logic Security www.ti.com/security

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers <u>microcontroller.ti.com</u> Video and Imaging <u>www.ti.com/video</u>

RFID www.ti-rfid.com

OMAP Applications Processors <a href="www.ti.com/omap">www.ti.com/omap</a> TI E2E Community <a href="e2e.ti.com">e2e.ti.com</a>

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>