

LM56 Dual Output Low Power Thermostat

Check for Samples: LM56

FEATURES

- Digital Outputs Support TTL Logic Levels
- Internal Temperature Sensor
- 2 Internal Comparators with Hysteresis
- Internal Voltage Reference
- Available in 8-pin SOIC and VSSOP Packages

APPLICATIONS

- Microprocessor Thermal Management
- Appliances
- Portable Battery Powered 3.0V or 5V Systems
- Fan Control
- Industrial Process Control
- HVAC Systems
- Remote Temperature Sensing
- Electronic System Protection

DESCRIPTION

The LM56 is a precision low power thermostat. Two stable temperature trip points (V $_{T1}$ and V $_{T2}$) are generated by dividing down the LM56 1.250V bandgap voltage reference using 3 external resistors. The LM56 has two digital outputs. OUT1 goes LOW when the temperature exceeds T1 and goes HIGH when the temperature goes below (T1-T $_{HYST}$). Similarly, OUT2 goes LOW when the temperature exceeds T2 and goes HIGH when the temperature goes below (T2-T $_{HYST}$). T $_{HYST}$ is an internally set 5°C typical hysteresis.

The LM56 is available in an 8-lead VSSOP surface mount package and an 8-lead SOIC.

Table 1. Key Specifications

	VALUE	UNIT
Power Supply Voltage	2.7V-10	V
Power Supply Current	230	μA (max)
V _{REF}	1.250	V ±1% (max)
Hysteresis Temperature	5	°C
Internal Temperature Sensor Output Voltage	(+6.20 mV/°C x T) + 395 mV	mV

Table 2. Temperature Trip Point Accuracy


	LM56BIM	LM56CIM
+25°C	±2°C (max)	±3°C (max)
+25°C to +85°C	±2°C (max)	±3°C (max)
-40°C to +125°C	±3°C (max)	±4°C (max)


Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.




Simplified Block Diagram and Connection Diagram

Block Diagram





Typical Application



 $\begin{array}{l} V_{T1} = 1.250 V \; x \; (R1)/(R1+R2+R3) \\ V_{T2} = 1.250 V \; x \; (R1+R2)/(R1+R2+R3) \\ \text{where:} \\ (R1+R2+R3) = 27 \; k\Omega \; \text{and} \\ V_{T1 \; \text{or} \; T2} = [6.20 \; \text{mV/°C} \; x \; T] + 395 \; \text{mV} \; \text{therefore:} \\ R1 = V_{T1}/(1.25 V) \; x \; 27 \; k\Omega \\ R2 = (V_{T2}/(1.25 V) \; x \; 27 \; k\Omega) - R1 \\ R3 = 27 \; k\Omega - R1 - R2 \end{array}$

Figure 1. Microprocessor Thermal Management



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.



Absolute Maximum Ratings(1)

Input Voltage	nput Voltage							
Input Current at any pin (2)	5 mA							
Package Input Current ⁽²⁾	20 mA							
Package Dissipation at T _A = 25°C ⁽³⁾	900 mW							
	Human Body Model - Pin 3 Only	800V						
ESD Susceptibility ⁽⁴⁾	All other pins	1000V						
ESD Susceptibility (7)	Machine Model	125V						
	Storage Temperature	−65°C to + 150°C						

- (1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is functional, but do not guarantee specific performance limits. For guaranteed specifications and test conditions, see the LM56 Electrical Characteristics. The guaranteed specifications apply only for the test conditions listed. Some performance characteristics may degrade when the device is not operated under the listed test conditions.
- (2) When the input voltage (V_I) at any pin exceeds the power supply (V_I < GND or V_I > V⁺), the current at that pin should be limited to 5 mA. The 20 mA maximum package input current rating limits the number of pins that can safely exceed the power supplies with an input current of 5 mA to four.
- (3) The maximum power dissipation must be derated at elevated temperatures and is dictated by T_{Jmax} (maximum junction temperature), θ_{JA} (junction to ambient thermal resistance) and T_A (ambient temperature). The maximum allowable power dissipation at any temperature is P_D = (T_{Jmax}-T_A)/θ_{JA} or the number given in the Absolute Maximum Ratings, whichever is lower. For this device, T_{Jmax} = 125°C. For this device the typical thermal resistance (θ_{JA}) of the different package types when board mounted follow:
- (4) The human body model is a 100 pF capacitor discharge through a 1.5 kΩ resistor into each pin. The machine model is a 200 pF capacitor discharged directly into each pin.

Operating Ratings (1)(2)(3)

Operating Temperature Range	$T_{MIN} \le T_A \le T_{MAX}$
LM56BIM, LM56CIM	-40°C ≤ T _A ≤ +125°C
Positive Supply Voltage (V ⁺)	+2.7V to +10V
Maximum V_{OUT1} and V_{OUT2}	+10V

- (1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is functional, but do not guarantee specific performance limits. For guaranteed specifications and test conditions, see the LM56 Electrical Characteristics. The guaranteed specifications apply only for the test conditions listed. Some performance characteristics may degrade when the device is not operated under the listed test conditions.
- (2) Soldering process must comply with Reflow Temperature Profile specifications. Refer to http://www.ti.com/packaging.
- (3) Reflow temperature profiles are different for lead-free and non-lead-free packages.

Package Type	θ_{JA}
D0008A	110°C/W
DGK0008A	250°C/W



LM56 Electrical Characteristics

The following specifications apply for $V^+ = 2.7 \ V_{DC}$, and V_{REF} load current = 50 μA unless otherwise specified. **Boldface limits apply for T**_A = **T**_J = **T**_{MIN} **to T**_{MAX}; all other limits T_A = T_J = 25°C unless otherwise specified.

Symbol	Parameter	Conditions	Typical ⁽¹⁾	LM56BIM Limits ⁽²⁾	LM56CIM Limits ⁽²⁾	Units (Limits)
Temperatur	e Sensor	-	<u> </u>	1		I.
	Trip Point Accuracy (Includes V _{REF} ,			±2	±3	°C (max)
	Comparator Offset, and Temperature Sensitivity errors)	$+25$ °C $\leq T_A \leq +85$ °C		±2	±3	°C (max)
	Constitute energy	-40 °C $\leq T_A \leq +125$ °C		±3	±4	°C (max)
	Trip Point Hysteresis	T _A = -40°C	4	3	3	°C (min)
				6	6	°C (max)
		T _A = +25°C	5	3.5	3.5	°C (min)
				6.5	6.5	°C (max)
		T _A = +85°C	6	4.5	4.5	°C (min)
				7.5	7.5	°C (max)
		T _A = +125°C	6	4	4	°C (min)
				8	8	°C (max)
	Internal Temperature Sensitivity		+6.20			mV/°C
	Temperature Sensitivity Error			±2	±3	°C (max)
				±3	±4	°C (max)
	Output Impedance	$-1 \ \mu A \le I_L \le +40 \ \mu A$		1500	1500	Ω (max)
	Line Regulation	$+3.0V \le V^{+} \le +10V$, $+25 \text{ °C} \le T_{A} \le +85 \text{ °C}$		-0.72/+0.3 6	-0.72/+0.3 6	mV/V (max)
		$+3.0V \le V^+ \le +10V$, $-40 \text{ °C} \le T_A < 25 \text{ °C}$		-1.14/+0.6 1	-1.14/+0.6 1	mV/V (max)
		$+2.7V \le V^+ \le +3.3V$		±2.3	±2.3	mV (max)
V_{T1} and V_{T2}	Analog Inputs					
I _{BIAS}	Analog Input Bias Current		150	300	300	nA (max)
V_{IN}	Analog Input Voltage Range		V ⁺ - 1			V
			GND			V
V _{OS}	Comparator Offset		2	8	8	mV (max)
V _{REF} Output						
V_{REF}	V _{REF} Nominal		1.250V			V
	V _{REF} Error			±1	±1	% (max)
				±12.5	±12.5	mV (max)
$\Delta V_{REF}/\Delta V^{+}$	Line Regulation	$+3.0V \le V^+ \le +10V$	0.13	0.25	0.25	mV/V (max)
		$+2.7V \le V^+ \le +3.3V$	0.15	1.1	1.1	mV (max)
$\Delta V_{REF}/\Delta I_{L}$	Load Regulation Sourcing	$+30 \ \mu A \le I_L \le +50 \ \mu A$		0.15	0.15	mV/μA (max)

Typicals are at $T_J = T_A = 25^{\circ}\text{C}$ and represent most likely parametric norm. Limits are guaranteed to Tl's AOQL (Average Outgoing Quality Level).


Symbol	Symbol Parameter		Typical ⁽¹⁾	Limits ⁽²⁾	Units (Limits)				
V ⁺ Power Supply									
I _S	Supply Current	V ⁺ = +10V		230	μA (max)				
		$V^+ = +2.7V$		230	μA (max)				
Digital Outputs	Digital Outputs								
I _{OUT("1")}	Logical "1" Output Leakage Current	V ⁺ = +5.0V		1	μA (max)				
V _{OUT("0")}	Logical "0" Output Voltage	I _{OUT} = +50 μA		0.4	V (max)				


Typicals are at T_J = T_A = 25°C and represent most likely parametric norm. Limits are guaranteed to TI's AOQL (Average Outgoing Quality Level).


Product Folder Links: LM56




Typical Performance Characteristics














Figure 5.






Copyright © 2000–2013, Texas Instruments Incorporated



Typical Performance Characteristics (continued)



Temperature 200 175 (V+ = 2.7V) 150 150 125 100 75 50 25


0

-50 -25

0 25

Comparator Bias Current

OUT1 and OUT2 Leakage Current



V_{TEMP} Output Line Regulation

TEMPERATURE (°C)
Figure 9.

50 75

100 125





Figure 10.



1 V/Div 0V 0.5 V/Div 0V


V_{TEMP} Start-Up Response

Figure 13.

20 µs/Div




FUNCTIONAL DESCRIPTION



Pin Functions

V ⁺	This is the positive supply voltage pin. This pin should be bypassed with a 0.1 µF capacitor to ground.
GND	This is the ground pin.
V_{REF}	This is the 1.250V bandgap voltage reference output pin. In order to maintain trip point accuracy this pin should source a 50 μ A load.
V_{TEMP}	This is the temperature sensor output pin.
OUT1	This is an open collector digital output. OUT1 is active LOW. It goes LOW when the temperature is greater than T_1 and goes HIGH when the temperature drops below T_1 – 5°C. This output is not intended to directly drive a fan motor.
OUT2	This is an open collector digital output. OUT2 is active LOW. It goes LOW when the temperature is greater than the T_2 set point and goes HIGH when the temperature is less than T_2 – 5°C. This output is not intended to directly drive a fan motor.
V _{T1}	This is the input pin for the temperature trip point voltage for OUT1.
V _{T2}	This is the input pin for the low temperature trip point voltage for OUT2.





 $\begin{array}{l} V_{T1} = 1.250V~x~(R1)/(R1+R2+R3) \\ V_{T2} = 1.250V~x~(R1+R2)/(R1+R2+R3) \\ where: \\ (R1+R2+R3) = 27~k\Omega~and \\ V_{T1~or~T2} = [6.20~mV/^{\circ}C~x~T] + 395~mV~therefore: \\ R1 = V_{T1}/(1.25V)~x~27~k\Omega \\ R2 = (V_{T2}/(1.25V)~x~27~k)\Omega - R1 \\ R3 = 27~k\Omega - R1 - R2 \end{array}$

Application Hints

LM56 TRIP POINT ACCURACY SPECIFICATION

For simplicity the following is an analysis of the trip point accuracy using the single output configuration shown in Figure 14 with a set point of 82°C.

Trip Point Error Voltage = V_{TPE} ,

Comparator Offset Error for V_{T1E}

Temperature Sensor Error = V_{TSE}

Reference Output Error = V_{RE}




Figure 14. Single Output Configuration



1.
$$V_{TPE} = \pm V_{T1E} - V_{TSE} + V_{RE}$$

Where

2. $V_{T1E} = \pm 8 \text{ mV (max)}$

3.
$$V_{TSF} = (6.20 \text{ mV/°C}) \text{ x } (\pm 3^{\circ}\text{C}) = \pm 18.6 \text{ mV}$$

4.
$$V_{RF} = 1.250V \times (\pm 0.01) R2/(R1 + R2)$$

Using Equations from Figure 1.

$$V_{T1}$$
= 1.25V x R2/(R1 + R2) = 6.20 mV/°C)(82°C) + 395 mV

Solving for R2/(R1 + R2) = 0.7227

then,

5.
$$V_{RE} = 1.250 \text{V x } (\pm 0.01) \text{ R2/(R1 + R2)} = (0.0125) \text{ x } (0.7227) = \pm 9.03 \text{ mV}$$

The individual errors do not add algebraically because, the odds of all the errors being at their extremes are rare. This is proven by the fact the specification for the trip point accuracy stated in the LM56 Electrical Characteristics for the temperature range of -40°C to +125°C, for example, is specified at ±3°C for the LM56BIM. Note this trip point error specification does not include any error introduced by the tolerance of the actual resistors used, nor any error introduced by power supply variation.

If the resistors have a $\pm 0.5\%$ tolerance, an additional error of ± 0.4 °C will be introduced. This error will increase to ± 0.8 °C when both external resistors have a $\pm 1\%$ tolerance.

BIAS CURRENT EFFECT ON TRIP POINT ACCURACY

Bias current for the comparator inputs is 300 nA (max) each, over the specified temperature range and will not introduce considerable error if the sum of the resistor values are kept to about 27 k Ω as shown in the typical application of Figure 1. This bias current of one comparator input will not flow if the temperature is well below the trip point level. As the temperature approaches trip point level the bias current will start to flow into the resistor network. When the temperature sensor output is equal to the trip point level the bias current will be 150 nA (max). Once the temperature is well above the trip point level the bias current will be 300 nA (max). Therefore, the first trip point will be affected by 150 nA of bias current. The leakage current is very small when the comparator input transistor of the different pair is off (see Figure 15).

The effect of the bias current on the first trip point can be defined by the following equations:

$$K1 = \frac{R1}{R1 + R2 + R3}$$

$$V_{T1} = K1 \times V_{REF} + K1 \times (R2 + R3) \times \frac{I_B}{2}$$
(1)

where $I_B = 300$ nA (the maximum specified error).

The effect of the bias current on the second trip point can be defined by the following equations:

$$K2 = \frac{R1 + R2}{R1 + R2 + R3}$$

$$V_{T2} = K2 \times V_{REF} + \left(K1 + \frac{K2}{2}\right) \times R3 \times I_{B}$$
(2)

where $I_B = 300$ nA (the maximum specified error).

The closer the two trip points are to each other the more significant the error is. Worst case would be when $V_{T1} = V_{REF}/2$.






Figure 15. Simplified Schematic

MOUNTING CONSIDERATIONS

The majority of the temperature that the LM56 is measuring is the temperature of its leads. Therefore, when the LM56 is placed on a printed circuit board, it is not sensing the temperature of the ambient air. It is actually sensing the temperature difference of the air and the lands and printed circuit board that the leads are attached to. The most accurate temperature sensing is obtained when the ambient temperature is equivalent to the LM56's lead temperature.

As with any IC, the LM56 and accompanying wiring and circuits must be kept insulated and dry, to avoid leakage and corrosion. This is especially true if the circuit operates at cold temperatures where condensation can occur. Printed-circuit coatings are often used to ensure that moisture cannot corrode the LM56 or its connections.



VREE AND VIEWS CAPACITIVE LOADING




Figure 16. Loading of V_{REF} and V_{TEMP}

The LM56 V_{REF} and V_{TEMP} outputs handle capacitive loading well. Without any special precautions, these outputs can drive any capacitive load as shown in *Figure 16*.

NOISY ENVIRONMENTS

Over the specified temperature range the LM56 V_{TEMP} output has a maximum output impedance of 1500 Ω . In an extremely noisy environment it may be necessary to add some filtering to minimize noise pickup. It is recommended that 0.1 μ F be added from V^+ to GND to bypass the power supply voltage, as shown in Figure 16. In a noisy environment it may be necessary to add a capacitor from the V_{TEMP} output to ground. A 1 μ F output capacitor with the 1500 Ω output impedance will form a 106 Hz lowpass filter. Since the thermal time constant of the V_{TEMP} output is much slower than the 9.4 ms time constant formed by the RC, the overall response time of the V_{TEMP} output will not be significantly affected. For much larger capacitors this additional time lag will increase the overall response time of the LM56.

APPLICATIONS CIRCUITS




Figure 17. Reducing Errors Caused by Bias Current

Product Folder Links: LM56



The circuit shown in Figure 17 will reduce the effective bias current error for V_{T2} as discussed in Section 3.0 to be equivalent to the error term of V_{T1} . For this circuit the effect of the bias current on the first trip point can be defined by the following equations:

$$K1 = \frac{R2}{R1 + R2}$$

$$V_{T1} = K1 \times V_{REF} + K1 \times (R1) \times \frac{I_B}{2}$$
(3)

where $I_B = 300$ nA (the maximum specified error).

Similarly, bias current affect on V_{T2} can be defined by:

$$K2 = \frac{R4}{R3 + R4}$$

$$V_{T1} = K2 \times V_{REF} + K1 \times (R3) \times \frac{I_B}{2}$$
(4)

where $I_B = 300$ nA (the maximum specified error).

The current shown in Figure 18 is a simple overtemperature detector for power devices. In this example, an audio power amplifier IC is bolted to a heat sink and an LM56 Celsius temperature sensor is mounted on a PC board that is bolted to the heat sink near the power amplifier. To ensure that the sensing element is at the same temperature as the heat sink, the sensor's leads are mounted to pads that have feed throughs to the back side of the PC board. Since the LM56 is sensing the temperature of the actual PC board the back side of the PC board also has large ground plane to help conduct the heat to the device. The comparator's output goes low if the heat sink temperature rises above a threshold set by R1, R2, and the voltage reference. This fault detection output from the comparator now can be used to turn on a cooling fan. The circuit as shown in design to turn the fan on when heat sink temperature exceeds about 80°C, and to turn the fan off when the heat sink temperature falls below approximately 75°C.




Figure 18. Audio Power Amplifier Overtemperature Detector






Figure 19. Simple Thermostat



REVISION HISTORY

Changes from Revision F (February 2013) to Revision G							
•	Changed layout of National Data Sheet to TI format	. 13					





1-Nov-2013

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
LM56BIM	NRND	SOIC	D	8	95	TBD	Call TI	Call TI	-40 to 125	LM56 BIM	
LM56BIM/NOPB	ACTIVE	SOIC	D	8	95	Green (RoHS & no Sb/Br)	SN CU SN	Level-1-260C-UNLIM	-40 to 125	LM56 BIM	Samples
LM56BIMM	NRND	VSSOP	DGK	8	1000	TBD	Call TI	Call TI	-40 to 125	T02B	
LM56BIMM/NOPB	ACTIVE	VSSOP	DGK	8	1000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	T02B	Samples
LM56BIMMX/NOPB	ACTIVE	VSSOP	DGK	8	3500	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	T02B	Samples
LM56BIMX	NRND	SOIC	D	8	2500	TBD	Call TI	Call TI	-40 to 125	LM56 BIM	
LM56BIMX/NOPB	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	SN CU SN	Level-1-260C-UNLIM	-40 to 125	LM56 BIM	Samples
LM56CIM	NRND	SOIC	D	8	95	TBD	Call TI	Call TI	-40 to 125	LM56 CIM	
LM56CIM/NOPB	ACTIVE	SOIC	D	8	95	Green (RoHS & no Sb/Br)	SN CU SN	Level-1-260C-UNLIM	-40 to 125	LM56 CIM	Samples
LM56CIMM/NOPB	ACTIVE	VSSOP	DGK	8	1000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	T02C	Samples
LM56CIMMX/NOPB	ACTIVE	VSSOP	DGK	8	3500	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	T02C	Samples
LM56CIMX	NRND	SOIC	D	8	2500	TBD	Call TI	Call TI	-40 to 125	LM56 CIM	
LM56CIMX/NOPB	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	SN CU SN	Level-1-260C-UNLIM	-40 to 125	LM56 CIM	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.



PACKAGE OPTION ADDENDUM

1-Nov-2013

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 23-Sep-2013


TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LM56BIMM	VSSOP	DGK	8	1000	178.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
LM56BIMM/NOPB	VSSOP	DGK	8	1000	178.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
LM56BIMMX/NOPB	VSSOP	DGK	8	3500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
LM56BIMX	SOIC	D	8	2500	330.0	12.4	6.5	5.4	2.0	8.0	12.0	Q1
LM56BIMX/NOPB	SOIC	D	8	2500	330.0	12.4	6.5	5.4	2.0	8.0	12.0	Q1
LM56CIMM/NOPB	VSSOP	DGK	8	1000	178.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
LM56CIMMX/NOPB	VSSOP	DGK	8	3500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
LM56CIMX	SOIC	D	8	2500	330.0	12.4	6.5	5.4	2.0	8.0	12.0	Q1
LM56CIMX/NOPB	SOIC	D	8	2500	330.0	12.4	6.5	5.4	2.0	8.0	12.0	Q1

www.ti.com 23-Sep-2013



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LM56BIMM	VSSOP	DGK	8	1000	210.0	185.0	35.0
LM56BIMM/NOPB	VSSOP	DGK	8	1000	210.0	185.0	35.0
LM56BIMMX/NOPB	VSSOP	DGK	8	3500	367.0	367.0	35.0
LM56BIMX	SOIC	D	8	2500	367.0	367.0	35.0
LM56BIMX/NOPB	SOIC	D	8	2500	367.0	367.0	35.0
LM56CIMM/NOPB	VSSOP	DGK	8	1000	210.0	185.0	35.0
LM56CIMMX/NOPB	VSSOP	DGK	8	3500	367.0	367.0	35.0
LM56CIMX	SOIC	D	8	2500	367.0	367.0	35.0
LM56CIMX/NOPB	SOIC	D	8	2500	367.0	367.0	35.0

DGK (S-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 per end.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.50 per side.
- E. Falls within JEDEC MO-187 variation AA, except interlead flash.



D (R-PDSO-G8)

PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AA.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive Communications and Telecom **Amplifiers** amplifier.ti.com www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps

DSP **Energy and Lighting** dsp.ti.com www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical logic.ti.com Logic Security www.ti.com/security

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

OMAP Applications Processors www.ti.com/omap TI E2E Community e2e.ti.com

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>