

January 2013

## FDMA3023PZ

# Dual P-Channel PowerTrench® MOSFET -30 V, -2.9 A, 90 m $\Omega$


#### **Features**

- Max  $r_{DS(on)}$  = 90 m $\Omega$  at  $V_{GS}$  = -4.5 V,  $I_D$  = -2.9 A
- Max  $r_{DS(on)}$  = 130 m $\Omega$  at  $V_{GS}$  = -2.5 V,  $I_D$  = -2.6 A
- Max  $r_{DS(on)} = 170 \text{ m}\Omega$  at  $V_{GS} = -1.8 \text{ V}$ ,  $I_D = -1.7 \text{ A}$
- Max  $r_{DS(on)} = 240 \text{ m}\Omega$  at  $V_{GS} = -1.5 \text{ V}$ ,  $I_D = -1.0 \text{ A}$
- Low profile 0.8 mm maximum in the new package MicroFET 2x2 mm
- HBM ESD protection level > 2 kV (Note 3)
- RoHS Compliant
- Free from halogenated compounds and antimony oxides


## **General Description**

This device is designed specifically as a single package solution for the battery charge switch in cellular handset and other ultra-portable applications. It features two independent P-Channel MOSFETs with low on-state resistance for minimum conduction losses. When connected in the typical common source configuration, bi-directional current flow is possible.

The MicroFET 2X2 package offers exceptional thermal performance for its physical size and is well suited to linear mode applications.



MicroFET 2x2



## MOSFET Maximum Ratings T<sub>A</sub> = 25 °C unless otherwise noted

D1 G2 S2

Symbol	Parameter	Ratings	Units	
$V_{DS}$	Drain to Source Voltage		-30	V
$V_{GS}$	Gate to Source Voltage		±8	V
	Drain Current -Continuous	(Note 1a)	-2.9	۸
ID	-Pulsed		-6	A
Б	Power Dissipation	(Note 1a)	1.4	W
$P_{D}$	Power Dissipation	(Note 1b)	0.7	VV
T <sub>J</sub> , T <sub>STG</sub>	Operating and Storage Junction Temperature Range		-55 to +150	°C

### **Thermal Characteristics**

$R_{\theta JA}$	Thermal Resistance for Single Operation, Junction to Ambient	(Note 1a)	86	
$R_{\theta JA}$	Thermal Resistance for Single Operation, Junction to Ambient	(Note 1b)	173	°C/W
$R_{\theta JA}$	Thermal Resistance for Dual Operation, Junction to Ambient	(Note 1c)	69	*C/vv
$R_{\theta JA}$	Thermal Resistance for Dual Operation, Junction to Ambient	(Note 1d)	151	

#### **Package Marking and Ordering Information**

Device Marking	Device	Package	Reel Size	Tape Width	Quantity
323	FDMA3023PZ	MicroFET 2X2	7 "	8 mm	3000 units

## **Electrical Characteristics** $T_J = 25$ °C unless otherwise noted

Symbol	Parameter	Test Conditions	Min	Тур	Max	Units
Off Chara	acteristics					
BV <sub>DSS</sub>	Drain to Source Breakdown Voltage	$I_D = -250 \mu A, V_{GS} = 0 V$	-30			V
$\frac{\Delta BV_{DS}}{\Delta T_J}$	Breakdown Voltage Temperature Coefficient	$I_D$ = -250 $\mu$ A, referenced to 25 °C		-24		mV/°C
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	V <sub>DS</sub> = -24 V, V <sub>GS</sub> = 0 V			-1	μΑ
I <sub>GSS</sub>	Gate to Source Leakage Current	$V_{GS} = \pm 8 \text{ V}, V_{DS} = 0 \text{ V}$			±100	nA

## **On Characteristics**

V <sub>GS(th)</sub>	Gate to Source Threshold Voltage	$V_{GS} = V_{DS}, I_{D} = -250 \mu A$	-0.4	-0.6	-1.0	V
$\frac{\Delta V_{GS(th)}}{\Delta T_J}$	Gate to Source Threshold Voltage Temperature Coefficient	$I_D$ = -250 $\mu$ A, referenced to 25 °C		3		mV/°C
		$V_{GS} = -4.5 \text{ V}, I_D = -2.9 \text{ A}$		71	90	
		$V_{GS} = -2.5 \text{ V}, I_D = -2.6 \text{ A}$		97	130	
r <sub>DS(on)</sub>	Static Drain to Source On Resistance	$V_{GS} = -1.8 \text{ V}, I_{D} = -1.7 \text{ A}$		122	170	mΩ
		$V_{GS} = -1.5 \text{ V}, I_D = -1.0 \text{ A}$		151	240	
		$V_{GS} = -4.5 \text{ V}, I_D = -2.9 \text{ A}, T_J = 125 \text{ °C}$		110	140	
9 <sub>FS</sub>	Forward Transconductance	$V_{DS} = -5 \text{ V}, I_{D} = -2.9 \text{ A}$		10		S

## **Dynamic Characteristics**

C <sub>iss</sub>	Input Capacitance	V 45 V V 0 V	400	530	pF
C <sub>oss</sub>	Output Capacitance	V <sub>DS</sub> = -15 V, V <sub>GS</sub> = 0 V, f = 1 MHz	55	70	pF
C <sub>rss</sub>	Reverse Transfer Capacitance	1 - 1 1911 12	45	65	pF

## **Switching Characteristics**

t <sub>d(on)</sub>	Turn-On Delay Time		5	10	ns
t <sub>r</sub>	Rise Time	V <sub>DD</sub> = -15 V, I <sub>D</sub> = -1.0 A,	4	10	ns
t <sub>d(off)</sub>	Turn-Off Delay Time	$V_{GS} = -4.5 \text{ V}, R_{GEN} = 6 \Omega$	62	100	ns
t <sub>f</sub>	Fall Time		18	33	ns
$Q_{g(TOT)}$	Total Gate Charge	V 45.V.I 0.0.A	7.9	11	nC
$Q_{gs}$	Gate to Source Charge	$V_{DD} = -15 \text{ V}, I_{D} = -2.9 \text{ A}$ $V_{GS} = -4.5 \text{ V}$	0.9		nC
$Q_{gd}$	Gate to Drain "Miller" Charge	VGS - 4.5 V	1.9		nC

## **Drain-Source Diode Characteristics**

IS	Maximum Continuous Drain-Source Diode Forward Current				-1.1	Α
$V_{SD}$	Source to Drain Diode Forward Voltage $V_{GS} = 0 \text{ V}, I_S = -1.1 \text{ A}$ (Note 2)			-0.8	-1.2	V
t <sub>rr</sub>	Reverse Recovery Time	I <sub>F</sub> = -2.9 A, di/dt = 100 A/μs		18	33	ns
Q <sub>rr</sub>	Reverse Recovery Charge	T <sub>F</sub> = -2.9 A, αι/αι = 100 A/μs		6.6	13	nC

#### Notes:

- 1.  $R_{\theta JA}$  is determined with the device mounted on a 1 in<sup>2</sup> oz. copper pad on a 1.5 x 1.5 in. board of FR-4 material.  $R_{\theta JC}$  is guaranteed by design while  $R_{\theta JA}$  is determined by the user's board design.

  (a)  $R_{\theta JA} = 86$  °C/W when mounted on a 1 in<sup>2</sup> pad of 2 oz copper, 1.5 " x 1.5 " x 0.062 " thick PCB. For single operation.

  - (b)  $R_{\theta JA}$  = 173 °C/W when mounted on a minimum pad of 2 oz copper. For single operation.
  - (c)  $R_{\theta JA} = 69$  °C/W when mounted on a 1 in<sup>2</sup> pad of 2 oz copper, 1.5 " x 1.5 " x 0.062" thick PCB. For dual operation.
  - (d)  $R_{\theta JA}$  = 151 °C/W when mounted on a minimum pad of 2 oz copper. For dual operation.



a)86 °C/W when mounted on a 1 in<sup>2</sup> pad of 2 oz copper.



b)173 °C/W when mounted on a minimum pad of 2 oz copper.



c)69 °C/W when mounted on a 1 in<sup>2</sup> pad of 2 oz copper.



d)151 °C/W when mounted on a minimum pad of 2 oz copper.

- 2. Pulse Test : Pulse Width < 300 us, Duty Cycle < 2.0%
- 3. The diode connected between the gate and source serves only as protection against ESD. No gate overvoltage rating is implied.

## Typical Characteristics T<sub>J</sub> = 25 °C unless otherwise noted




Figure 1. On Region Characteristics




Figure 3. Normalized On Resistance vs Junction Temperature




Figure 5. Transfer Characteristics




Figure 2. Normalized On-Resistance vs Drain Current and Gate Voltage




Figure 4. On-Resistance vs Gate to Source Voltage




Figure 6. Source to Drain Diode Forward Voltage vs Source Current

## **Typical Characteristics** $T_J = 25$ °C unless otherwise noted





Figure 7. Gate Charge Characteristics



1000

to Source Voltage




Figure 9. Gate Leakage vs Gate to Source Voltage




Figure 10. Forward Bias Safe Operating Area




Figure 11. Single Pulse Maximum Power Dissipation

## **Typical Characteristics** $T_J = 25$ °C unless otherwise noted







Figure 12. Junction-to-Ambient Transient Thermal Response Curve

## **Dimensional Outline and Pad Layout**





RECOMMENDED LAND PATTERN




## NOTES:

- A. CONFORMS TO JEDEC REGISTRATION MO-229, VARIATION VCCC EXCEPT AS NOTED.
- B. DIMENSIONS ARE IN MILLIMETERS.
- C. DIMENSIONS AND TOLERANCES PER ASME Y14.5M, 2009.



E. LAND PATTERN RECOMMENDATION IS BASED ON FSC DESIGN ONLY.







#### SEMICONDUCTOR® TRADEMARKS

The following includes registered and unregistered trademarks and service marks, owned by Fairchild Semiconductor and/or

its global subsidiaries, and is not intended to be an exhaustive list of all such trademarks.

2Cool™ AccuPower™ AX-CAP<sup>TM</sup>
BitSiC<sup>®</sup> Build it Now™ CorePLUS™ CorePOWER™ CROSSVOLT CTL™

Current Transfer Logic™ DEUXPEED® Dual Cool™ EcoSPARK® EfficentMax™

**ESBC™** Fairchild®

Fairchild Semiconductor® FACT Quiet Series™ FACT®

FAST® FastvCore™ FETBench™ FlashWriter® F-PFS™ FRFET® Global Power Resource<sup>SM</sup> Green Bridge™ Green FPST

Green FPS™ e-Series™ Gmax™ GTO™ IntelliMAX™

ISOPLANAR™ Marking Small Speakers Sound Louder

and Better™ MegaBuck™ MICROCOUPLER™ MicroFET™ MicroPak™ MicroPak2™

MillerDrive™ MotionMax™ Motion-SPM™ mWSaver™ OptoHiT™ OPTOLOGIC® OPTOPLANAR®

R

PowerTrench® PowerXS™

Programmable Active Droop™

OFET QSTM Quiet Series™ RapidConfigure™

Saving our world, 1mW/W/kW at a time™ SignalWise™

SmartMax™ SMART START™

Solutions for Your Success™ SPM®

STEALTH™ SuperFET® SuperSOT™-3 SuperSOT™-6 SuperSOT™-8 SupreMOS<sup>®</sup> SyncFET™ Sync-Lock™

SYSTEM ®\* GENERAL

The Power Franchise® wer franchise TinyBoost™ TinyBuck™ TinyCalc™ TinyLogic<sup>®</sup> TINYOPTO™ TinyPower™ TinyPWM™ TinyWire™ TranSiC® TriFault Detect™ TRUECURRENT®\*

**UHC**® Ultra FRFET™ UniFET™  $VCX^{TM}$ VisualMax™ VoltagePlus™ XSTM

\*Trademarks of System General Corporation, used under license by Fairchild Semiconductor.

#### DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN, FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

LIFE SUPPORT POLICY FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
- A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness

#### ANTI-COUNTERFEITING POLICY

Fairchild Semiconductor Corporation's Anti-Counterfeiting Policy. Fairchild's Anti-Counterfeiting Policy is also stated on our external website, www.Fairchildsemi.com, under Sales Support.

Counterfeiting of semiconductor parts is a growing problem in the industry. All manufactures of semiconductor products are experiencing counterfeiting of their parts. Customers who inadvertently purchase counterfeit parts experience many problems such as loss of brand reputation, substandard performance, failed application, and increased cost of production and manufacturing delays. Fairchild is taking strong measures to protect ourselves and our customers from the proliferation of counterfeit parts. Fairchild strongly encourages customers to purchase Fairchild parts either directly from Fairchild or from Authorized Fairchild Distributors who are listed by country on our web page cited above. Products customers buy either from Fairchild directly or from Authorized Fairchild Distributors are genuine parts, have full traceability, meet Fairchild's quality standards for handing and storage and provide access to Fairchild's full range of up-to-date technical and product information. Fairchild and our Authorized Distributors will stand behind all warranties and will appropriately address and warranty issues that may arise. Fairchild will not provide any warranty coverage or other assistance for parts bought from Unauthorized Sources. Fairchild is committed to combat this global problem and encourage our customers to do their part in stopping this practice by buying direct or from authorized distributors.

#### PRODUCT STATUS DEFINITIONS **Definition of Terms**

Datasheet Identification Product Status		Definition
Advance Information Formative / In Design		Datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary First Production		Datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.
No Identification Needed Full Production		Datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve the design.
Obsolete	Not In Production	Datasheet contains specifications on a product that is discontinued by Fairchild Semiconductor. The datasheet is for reference information only.

Rev. 161